Job offers - CrawlJobs

Principal Verification Engineer Jobs

39 Job Offers

New
Principal Design Verification Engineer (AI Fabric Switches)
Save Icon
Salary Icon
Salary
Not provided
Expiration Date
Until further notice
DRAM Principal Design Verification Engineer
Save Icon
Lead DRAM design verification at Micron in Boise. Drive UVM-based testbenches, AI-powered automation, and coverage closure for next-gen memory. Requires 10+ years, SystemVerilog/UVM expertise, and strong technical leadership.
Salary Icon
Salary
Not provided
Expiration Date
Until further notice
Principal Design Verification Engineer- SerDes/PHY IP
Save Icon
Lead SerDes/PHY IP verification at Astera Labs in San Jose. Requires 8+ years in UVM/SystemVerilog, mixed-signal co-simulation, and high-speed protocols like PCIe or CXL. Architect verification for AI connectivity solutions.
Salary Icon
Salary
Not provided
Expiration Date
Until further notice
Principal Engineer - Design Verification
Save Icon
Lead SoC verification at Renesas in Hyderabad as Principal Engineer - Design Verification. Requires 14+ years in SoC verification, UVM, System Verilog, AHB/AXI and memory controllers. Drive next-gen MCU/MPU verification.
Location Icon
Location
Salary Icon
Salary
Not provided
Expiration Date
Until further notice
Principal ASIC Verification Engineer
Save Icon
Lead ASIC verification for quantum computing at Atom Computing in Austin. Requires 10+ years of ASIC/SoC verification, Python testbenches, and SystemVerilog assertions. Enjoy fully paid medical, dental, vision, and unlimited PTO.
Salary Icon
Salary
180000.00 - 220000.00 USD / Year
Expiration Date
Until further notice
Principal Communications System Test Engineer - Verification and Validation
Save Icon
Lead communications system test engineering at CesiumAstro in Austin. Requires 11+ years in space communications, RF expertise, and hands-on verification and validation of phased-array payloads and end-to-end links. U.S. citizenship required.
Salary Icon
Salary
Not provided
Expiration Date
Until further notice
Principal Verification Engineer
Save Icon
Lead ASIC verification for cutting-edge micro/mm-Wave communications at Jariet Technologies in Aliso Viejo. Requires 10+ years experience, SystemVerilog UVM expertise, and strong coverage-driven verification skills.
Salary Icon
Salary
165000.00 - 199000.00 USD / Year
Expiration Date
Until further notice
Principal Design Verification Engineer
Save Icon
Lead verification strategy for next-gen DDR6 semiconductor memory interfaces in Plano. Requires deep SystemVerilog and UVM expertise, technical ownership of complex verification efforts, and strong collaboration with RTL design teams.
Salary Icon
Salary
Not provided
Expiration Date
Until further notice
Principal Design Verification Engineer
Save Icon
Lead verification strategy for next-gen DDR6 semiconductor memory interfaces in Austin. Requires deep SystemVerilog and UVM expertise, technical ownership of complex verification efforts, and collaboration with RTL teams. DDR experience a plus.
Salary Icon
Salary
Not provided
Expiration Date
Until further notice
Principal Design Verification Engineer
Save Icon
Lead verification strategy for next-gen DDR6 semiconductor memory interfaces in Duluth. Requires deep SystemVerilog and UVM expertise, technical ownership of complex verification efforts, and collaboration with RTL design teams. DDR experience a plus.
Salary Icon
Salary
Not provided
Expiration Date
Until further notice
Principal Design Verification Engineer
Save Icon
Lead verification strategy for next-gen DDR6 semiconductor memory interfaces in Chandler. Requires deep SystemVerilog and UVM expertise, technical ownership of complex verification efforts, and strong collaboration with RTL design teams.
Salary Icon
Salary
Not provided
Expiration Date
Until further notice
Principal Design Verification Engineer
Save Icon
Lead verification strategy for next-gen DDR6 memory interface products in San Jose. Requires deep SystemVerilog and UVM expertise, technical ownership of complex semiconductor verification, and close collaboration with RTL teams.
Salary Icon
Salary
Not provided
Expiration Date
Until further notice
Principal Digital Verification Engineer
Save Icon
Salary Icon
Salary
Not provided
Expiration Date
Until further notice
Principal Digital Verification Engineer
Save Icon
Salary Icon
Salary
Not provided
Expiration Date
Until further notice
Principal Digital Verification Engineer
Save Icon
Salary Icon
Salary
Not provided
Expiration Date
Until further notice
Principal Engineer, Firmware Verification Engineering
Save Icon
Location Icon
Location
Salary Icon
Salary
Not provided
Expiration Date
Until further notice
Staff/Senior Staff/ Principal Engineer, Design Verification
Save Icon
Location Icon
Location
Salary Icon
Salary
Not provided
Expiration Date
Until further notice
Senior Principal Design Verification Engineer
Save Icon
Salary Icon
Salary
Not provided
Expiration Date
Until further notice
Principal Engineer, ASIC Verification Engineering
Save Icon
Location Icon
Location
Taiwan, Zhubei
Salary Icon
Salary
Not provided
Expiration Date
Until further notice
Principal Digital Verification Engineer
Save Icon
Salary Icon
Salary
Not provided
Expiration Date
Until further notice
Previous 1 2 Next

About the Principal Verification Engineer role

A Principal Verification Engineer is a senior-level technical leadership role responsible for ensuring that complex systems, products, and software meet rigorous quality, safety, and performance standards before they reach the market. This profession sits at the critical intersection of design, engineering, and regulatory compliance, making it indispensable in industries such as medical devices, aerospace, automotive, and industrial automation. The primary mission of a Principal Verification Engineer is to lead the planning, development, and execution of comprehensive verification and validation (V&V) strategies that confirm a product’s design meets all specified requirements and intended uses.

In this role, professionals typically oversee the entire verification lifecycle, from creating high-level test plans and detailed test protocols to executing test cases and generating final verification reports. They are responsible for establishing best practices, optimizing test processes, and implementing automation to increase efficiency and reliability. A significant part of the job involves ensuring complete traceability from initial system requirements through to test execution, often using sophisticated requirements management tools. Principal Verification Engineers frequently lead validation efforts for specialized laboratory equipment and test systems, performing Installation Qualification (IQ), Operational Qualification (OQ), and Performance Qualification (PQ) in alignment with industry standards.

Beyond technical execution, this position carries substantial leadership and mentorship responsibilities. Principal Verification Engineers guide and direct junior engineers, foster a culture of quality and continuous improvement, and act as subject matter experts in design controls and lifecycle testing. They actively participate in design reviews, contribute to system architecture and requirements development, and lead root cause investigations when issues arise. Effective communication is critical, as these engineers must interface with cross-functional teams—including hardware, software, and systems engineering—and present progress and technical recommendations to senior management.

Typical requirements for Principal Verification Engineer jobs include a bachelor’s degree in engineering (such as mechanical, electrical, computer science, or biomedical) and at least five to ten years of relevant industry experience. Strong knowledge of regulatory standards (like ISO and FDA requirements) and design control processes is essential. Employers look for proven skills in test automation, configuration management, and change management, along with the ability to lead teams across multiple sites. The role demands excellent organizational and analytical abilities, creative problem-solving, and the capacity to influence decision-making with minimal guidance. Ultimately, Principal Verification Engineer jobs are ideal for experienced engineers who want to combine deep technical expertise with strategic leadership to deliver safe, reliable, and high-quality products that make a real-world impact.