We use cookies to enhance your experience, analyze traffic, and serve personalized content. By clicking “Accept”, you agree to the use of cookies.
English
Čeština
Deutsch
Ελληνικά
Español
Français
Magyar
Italiano
日本語
한국어
简体中文
Nederlands
Polski
Português
Română
Русский
Svenska
Türkçe
Українська
Tiếng Việt
Countries
?
This list contains only the countries for which job offers have been published in the selected language (e.g., in the French version, only job offers written in French are displayed, and in the English version, only those in English).
Lead verification strategy for next-gen DDR6 memory interface products in San Jose. Requires deep SystemVerilog and UVM expertise, technical ownership of complex semiconductor verification, and close collaboration with RTL teams.
Lead advanced semiconductor packaging development at Renesas in San Jose. Requires MSc/PhD, 5+ years packaging experience, and expertise in WLP, 2.5D/3D, SiP, and flip-chip technologies.
Lead analog and mixed-signal IC development at Renesas in San Jose. Requires MSEE, 15+ years in precision analog and power management design, plus strong leadership and mentoring skills.