CrawlJobs Logo
Hewlett Packard Enterprise Logo Hewlett Packard Enterprise · IT - Software Development

Vlsi Engineer

India, Bengaluru · Job Posted June 29, 2026
Apply Position
Job Link Share

Job Description

Designs, analyzes, develops, modifies and evaluates VLSI components and hardware systems. Determines architecture and logic design, design verification through software developed for component and system simulation, and builds physical implementations through development of multidimensional designs involving the layout of complex integrated circuits. Analyzes designs to establish operating data, conducts experimental tests and evaluates results to enable prototype and production VLSI solutions. May direct support personnel in the preparation of detailed design, design testing and prototype fabrication.

Job Responsibility

  • Designs portions of computer/server architecture and algorithms based on established VLSI engineering principles and in accordance with provided specifications and requirements
  • Collaborates and communicates with management regarding design status, project progress, and issue resolution
  • Designs, simulates, and tests VLSI circuits
  • Ensures the VLSI designs meet quality, schedule, and cost goals for prototype or production solutions
  • Participates as a member of project team of other VLSI engineers and internal and outsourced development partners to develop reliable, cost effective and high quality solutions for VLSI prototypes and products.

Requirements

  • Bachelor's or Master's degree in Electrical Engineering, Computer engineering or equivalent
  • 2+ years of experience in VLSI design, verification or implementation
  • Experience or understanding of electrical engineering fundamentals, VLSI principles, digital logic, and computer architecture
  • Good analytical and problem solving skills
  • Understanding of design for VLSI components, integrated circuitry, architectures and algorithms
  • Knowledge of a programming and scripting, hardware description language, electronic design automation (EDA), and/or FPGA tools
  • Coursework in VLSI design or VLSI concepts
  • Good written and verbal communication skills
  • mastery in English and local language.

What we offer

  • Health & Wellbeing
  • Personal & Professional Development
  • Unconditional Inclusion
Hewlett Packard Enterprise - All Job Offers

Looking for more opportunities?

Search for other job offers that match your skills and interests.

Suggested Tags: Frontend Developer Secretary Talent Manager Salesforce Administrator Data Analyst
Similar Jobs for

Vlsi Engineer

8 matching positions

Principal Network Simulation Engineer - VLSI

Principal Network Simulation Engineer - VLSI. This role has been designated as '...
Location
Location
United States
Salary
Salary:
174000.00 - 352500.00 USD / Year
https://www.hpe.com/ Logo
Hewlett Packard Enterprise
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelor's, Master's or PHD degree in Electrical Engineering, Computer engineering or equivalent
  • 10+ years' experience
  • Strong understanding of network architecture and system-level design
  • Proficiency in simulation modeling in C++ and analysis in Python
  • Experience in analyzing architectural trade-offs and optimization strategies
  • Ability to work effectively in cross-functional teams
Job Responsibility
Job Responsibility
  • Develop simulation models for NICs, switches, and future system architectures
  • Design and implement simulation motifs to drive realistic network scenarios
  • Create tools for performance analysis and visualization
  • Evaluate performance, scalability, and fault tolerance of proposed architectures
  • Apply software engineering best practices to ensure reliable and efficient simulation outcomes
  • Collaborate closely with network architects, ASIC designers, and software engineers
What we offer
What we offer
  • Health & Wellbeing
  • Personal & Professional Development
  • Unconditional Inclusion
  • Fulltime
Read More
Arrow Right

Principal Engineer, VLSI Design Engineering

Sandisk understands how people and businesses consume data and we relentlessly i...
Location
Location
India , Bengaluru
Salary
Salary:
Not provided
sandisk.com Logo
Sandisk
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelors/ Masters degree in Electrical/ Electronics Engineering with 8+ years of experience in Analog Circuit Design across different technologies
  • Experience in developing analog IPs like Switch capacitor circuits, LDO, DC-DC convertor, oscillator, ADCs
  • Experience in integrating Analog IPs in a complex system
  • Knowledge of PCB and system design will be preferred
  • Experience in silicon characterization and probing
  • Experience in a multi-site environment, interacting with teams in other sites
  • Possess good mentorship skills
  • Ability to coordinate priorities and initiatives
Job Responsibility
Job Responsibility
  • Work in collaboration with global design teams across sites
  • Drive innovation in Analog IP designs
  • Design of IPs like Switched capacitor circuits, Voltage regulators, LDO, Current and Voltage reference, High Voltage charge pumps, temperature sensors, oscillators etc using industry standard EDA tools
  • Provide technical leadership and mentor junior engineers
  • Develop processes and robust design methodology
  • Help build overall competency in Analog domain
  • Fulltime
Read More
Arrow Right

Principal Engineer, VLSI Design Engineering

Principal Engineer role in VLSI Design Engineering focusing on SOC Verification....
Location
Location
India , Bengaluru
Salary
Salary:
Not provided
sandisk.com Logo
Sandisk
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • 8+ Years of relevant Logic Verification experience
  • Able to lead and Develop test plans, tests and verification infrastructure for a complex IP/Sub-System or lead major deliverables for SoC
  • Create verification environment using UVM methodology
  • Create reusable bus functional models, monitors, checkers and scoreboards
  • Drive functional coverage driven verification closure
  • Work with architects, designers, and post-silicon teams
  • Hands-on contributions to SVA development like coding, porting and maintaining System Verilog Assertions
  • Development of tools for Design and Verification support
  • Debug failures and root-cause it by interacting with other teams/groups
  • Proficiency in Computer Science fundamentals – object oriented design, data structures, algorithms, design, problem solving, and complexity analysis
Job Responsibility
Job Responsibility
  • Able to lead and Develop test plans, tests and verification infrastructure for a complex IP/Sub-System or lead major deliverables for SoC
  • Create verification environment using UVM methodology
  • Create reusable bus functional models, monitors, checkers and scoreboards
  • Drive functional coverage driven verification closure
  • Work with architects, designers, and post-silicon teams
  • Hands-on contributions to SVA development like coding, porting and maintaining System Verilog Assertions
  • Development of tools for Design and Verification support
  • Debug failures and root-cause it by interacting with other teams/groups
  • Fulltime
Read More
Arrow Right

Principal Engineer, VLSI Design Engineering

Sandisk understands how people and businesses consume data and we relentlessly i...
Location
Location
India , Bengaluru
Salary
Salary:
Not provided
sandisk.com Logo
Sandisk
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelors/ Masters degree in Electrical/ Electronics Engineering with 8+ years of experience in Analog Circuit Design across different technologies
  • Should have experience in developing analog IPs like Switch capacitor circuits, LDO, DC-DC convertor, oscillator, ADCs
  • Should have experience in integrating Analog IPs in a complex system
  • Knowledge of PCB and system design will be preferred
  • Should experience in silicon characterization and probing
  • Should have experience in a multi-site environment, interacting with teams in other sites
  • Should possess good mentorship skills
  • Ability to coordinate priorities and initiatives
Job Responsibility
Job Responsibility
  • Need to work in collaboration with global design teams across sites
  • Will be responsible for driving innovation in Analog IP designs
  • Responsible for design of IPs like Switched capacitor circuits, Voltage regulators, LDO, Current and Voltage reference, High Voltage charge pumps, temperature sensors, oscillators etc using industry standard EDA tools
  • Should provide technical leadership and mentor junior engineers
  • Responsible for developing processes and robust design methodology
  • Help build overall competency in Analog domain
  • Fulltime
Read More
Arrow Right

Principal Engineer, VLSI Design Engineering

Job responsibilities: 8+ Years of relevant Logic Verification experience. Able t...
Location
Location
India , Bangalore
Salary
Salary:
Not provided
sandisk.com Logo
Sandisk
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • 8+ Years of relevant Logic Verification experience
  • Able to lead and Develop test plans, tests and verification infrastructure for a complex IP/Sub-System or lead major deliverables for SoC
  • Create verification environment using UVM methodology
  • Create reusable bus functional models, monitors, checkers and scoreboards
  • Drive functional coverage driven verification closure
  • Work with architects, designers, and post-silicon teams
  • Hands-on contributions to SVA development like coding, porting and maintaining System Verilog Assertions
  • Development of tools for Design and Verification support
  • Debug failures and root-cause it by interacting with other teams/groups
  • Proficiency in Computer Science fundamentals – object oriented design, data structures, algorithms, design, problem solving, and complexity analysis
Job Responsibility
Job Responsibility
  • Able to lead and Develop test plans, tests and verification infrastructure for a complex IP/Sub-System or lead major deliverables for SoC
  • Create verification environment using UVM methodology
  • Create reusable bus functional models, monitors, checkers and scoreboards
  • Drive functional coverage driven verification closure
  • Work with architects, designers, and post-silicon teams
  • Hands-on contributions to SVA development like coding, porting and maintaining System Verilog Assertions
  • Development of tools for Design and Verification support
  • Debug failures and root-cause it by interacting with other teams/groups
  • Fulltime
Read More
Arrow Right

Staff Engineer, VLSI Design Engineering

Develop test plans, tests and verification infrastructure for a complex IP/Sub-S...
Location
Location
India , Bengaluru
Salary
Salary:
Not provided
sandisk.com Logo
Sandisk
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • 5 to 7 years of relevant experience
  • B.E/B.Tech/M.Tech in ECE/VLSI/Electrical Engineering
  • Proficiency in Computer Science fundamentals – object oriented design, data structures, algorithms, design, problem solving, and complexity analysis
  • Basic knowledge of with c, c++, SystemC, perl, python, tcl, shell is preferable
  • Unit/Sub-system/SOC level verification experience
  • Experience in leading verification closure of complex IP/SOC for at least one project
  • Exposure to industry standard verification tools for simulation and debug
  • RTL & Gate Level Simulations
  • Proficiency in Verilog, System Verilog, Assertions and UVM
  • Exposure to Verification Fundamentals
Job Responsibility
Job Responsibility
  • Develop test plans, tests and verification infrastructure for a complex IP/Sub-System or lead major deliverables for SoC
  • Create verification environment using UVM methodology
  • Hands on in end to end Logic Verification Process including Verification Planning, Functional Coverage planning and development, Test case development, regression, debug and Coverage closure
  • Create reusable bus functional models, monitors, checkers and scoreboards
  • Drive functional coverage driven verification closure
  • Work with architects, designers, and post-silicon teams
  • Hands-on contributions to SVA development like coding, porting and maintaining System Verilog Assertions including Formal Verification
  • Development of tools for Design and Verification support
  • Debug failures and root-cause it by interacting with other teams/groups
  • Fulltime
Read More
Arrow Right

Principal Engineer, VLSI Design Engineering

Sandisk understands how people and businesses consume data and we relentlessly i...
Location
Location
Japan , Fujisawa
Salary
Salary:
Not provided
sandisk.com Logo
Sandisk
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • 7+ years experience for VLSI design
Job Responsibility
Job Responsibility
  • Circuit Design for NAND Flash memory LSI, including
  • Core design including sense amplifier and/or word line driver and decoder
  • Analog circuit design like op-amp and charge pump
  • Logic design like command decoder and sequencer with Verilog language
  • High speed data-path design and interface circuit design
  • Developing programs to help with design automation, integrating EDA tool to design environment
  • Fulltime
Read More
Arrow Right

Staff Engineer, VLSI Design Engineering

We are looking for a highly motivated engineer to develop synthesizable RTL mode...
Location
Location
India , Bangalore
Salary
Salary:
Not provided
sandisk.com Logo
Sandisk
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • 4 to 7 years of experience in RTL design, UVM validation, and emulation support
  • Bachelors/Masters from a reputed College/University with Electronics and communication/Embedded Systems background
  • Strong Problem Solving and Debug skills
  • Efficient Communication
  • Strong expertise in Verilog/SystemVerilog RTL coding and digital design fundamentals
  • Hands-on experience with UVM methodology and testbench development
  • Familiarity with emulation platforms (e.g., Cadence Palladium, Protium, Synopsys ZeBu, Mentor Veloce)
  • Proficiency in simulation tools (e.g., VCS, Questa, Xcelium) and waveform debug
  • Scripting skills in Python, TCL, or Perl for automation and testbench control
  • Understanding of SoC architecture, clock/reset domains, and interface protocols (AXI, APB, PCIe, etc.)
Job Responsibility
Job Responsibility
  • Develop clean, synthesizable RTL models for IP blocks and subsystems using Verilog/SystemVerilog
  • Collaborate with design teams to ensure RTL is emulation-friendly and meets performance and debug requirements
  • Create and maintain UVM-based testbenches to validate RTL functionality and coverage
  • Debug RTL and testbench issues using simulation and emulation tools
  • Package and deliver validated RTL models to the emulation team, including synthesis scripts, configuration files, and documentation
  • Support emulation bring-up and assist in resolving integration issues
  • Fulltime
Read More
Arrow Right