CrawlJobs Logo

Verification Engineer

France, Villeneuve-Loubet · Job Posted June 29, 2026
Apply Position
Job Link Share

Job Description

At Codasip, we’re redefining the future of computing. Following a bold strategic pivot toward cyber-resilient semiconductor architectures, we are building next-generation processors and systems where security is embedded at the very core by design, not as an afterthought. As we expand our portfolio of secure, CHERI-enabled technologies and focus on delivering architecture-first security solutions, there has never been a more exciting time to join. We are embarking on clean-sheet designs and expanding the teams of engineers who can establish high-quality working practices as they explore new ground. Be part of a global team shaping the next era of secure computing where innovation, ownership, and impact go hand in hand.

Job Responsibility

  • Verify RISC-V processors and extensions
  • Develop verification solutions (e.g., test benches and test bench components, stimulus generation, formal environments)
  • Collaborate with other engineers in a team responsible for the delivery of all verification activities related to a component or subsystem from start to finish
  • Define verification strategies for blocks and sub-systems, identifying and utilising the right tools
  • Review technical specifications, providing feedback from a verification perspective
  • Run simulations, hunt bugs and complete root cause analysis of complex issues
  • Define, estimate, prioritise and track your own work
  • Track and report verification metrics
  • Craft automated verification flows

Requirements

  • Commercial experience with functional processor verification methodologies as applied to CPU or other ASIC verification (simulators, test generation, coverage collection, gate-level simulation, etc.)
  • Knowledge of verifying CPU architectures or other IP
  • Fluency and the ability to write clear and concise code in languages like SystemVerilog, Python, C++, Rust, or Go
  • Past verification ownership of a design block
  • User knowledge of Linux to enable automation of common tasks
  • Knowledge of versioning tools (Git, SVN)
  • Knowledge of RISC-V Architecture
  • Good knowledge of computer systems and architecture
  • Analytical thinking and team collaboration skills
  • Ability to work effectively across teams to debug issues and find root causes

Looking for more opportunities?

Search for other job offers that match your skills and interests.

Similar Jobs for

Verification Engineer

8 matching positions

Verification Engineer

Teradyne Nextest FPGA Team is looking for experienced verification engineer with...
Location
Location
Costa Rica , Alajuela
Salary
Salary:
Not provided
teradyne.com Logo
Teradyne
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • BS in Computer Science, Computer Engineering or Electrical Engineering or related field
  • English proficiency
  • 8 years of experience with: Digital Design functional verification
  • Industry standard protocols (e.g. PCIE, AXI)
  • EDA Tools (e.g. Cadence Xcelium, Simvision)
  • System Verilog
  • UVM (Testbench components, development)
  • Verification IP integration
Job Responsibility
Job Responsibility
  • Understand the design requirements from verification perspective
  • Functional verification using System Verilog and UVM methodology
  • Create testbench, verification components, and tests
  • Create self-checking verification environment with data checkers and assertions
  • Debug failures using waveforms and test log reports
  • Drive verification completion with 100% functional coverage and code coverage
  • Interacting with FPGA design, software and hardware team for test strategies and debugging failures
What we offer
What we offer
  • Teradyne offers a variety of robust health and well-being benefit programs, including medical, dental, vision, life and health insurance, paid vacation & holidays, tuition assistance programs, and more
Read More
Arrow Right

Verification Engineer

We are seeking skilled SoC (System-on-Chip) ARM Power architecture, Soc clock an...
Location
Location
India , Noida
Salary
Salary:
Not provided
arm.com Logo
ARM
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • 3 - 6 years of proven experience in working on SoC verification environments across Power verification involving multiple power islands and clock and reset verification
  • Knowledge of assembly language (preferably ARM), C/C++ and hardware verification languages (e.g. SystemVerilog), shell programming/scripting (e.g. Tcl, Perl, Python etc.)
  • Experience in one or more of various verification methodologies – UVM/OVM, formal, low power
  • Good knowledge and working verification experience in Arm M class CPU Processors
  • Good experience in handling Power aware verification with complex power architecture
  • Exposure to all stages of verification: requirements collection, creation of test plans, testbench implementation, test cases development, documentation and support
  • Understanding of the fundamentals of Arm system architectures
  • Experience with various front-end verification tools - Dynamic simulation tools, Static Simulation tools, UPF, and Debuggers
  • Experience in working and debugging Soc in DFT mode
  • Exposure to various front-end verification tools - Questa, VCS, Jasper Gold, Verdi
Job Responsibility
Job Responsibility
  • Writing test plans, defining test methodologies, and completing functional verification to the required quality levels and schedules
  • Leading a team of engineers to own and power, clk/rst verification for a complex IoT chip
  • Collaborate with engineers in architecture, design, verification, implementation, modeling, performance analysis, silicon validation, FPGA and board development and build a functional verification strategy
  • Support mentor junior team members
What we offer
What we offer
  • Health and Wellness
  • Work and Life Success
  • Financial Rewards
  • Development and Support
Read More
Arrow Right

Verification Engineer

Teradyne Nextest FPGA Team is looking for experienced verification engineer with...
Location
Location
Costa Rica , Alajuela
Salary
Salary:
Not provided
teradyne.com Logo
Teradyne
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • BS in Computer Science, Computer Engineering or Electrical Engineering or related field
  • English proficiency
  • 5 years of experience with Digital Design functional verification
  • 5 years of experience with Industry standard protocols (e.g. PCIE, AXI)
  • 5 years of experience with EDA Tools (e.g. Cadence Xcelium, Simvision)
  • 5 years of experience with System Verilog
  • 5 years of experience with UVM (Testbench components, development)
  • 5 years of experience with Verification IP integration
Job Responsibility
Job Responsibility
  • Understand the design requirements from verification perspective
  • Functional verification using System Verilog and UVM methodology
  • Create testbench, verification components, and tests
  • Create self-checking verification environment with data checkers and assertions
  • Debug failures using waveforms and test log reports
  • Drive verification completion with 100% functional coverage and code coverage
  • Interacting with FPGA design, software and hardware team for test strategies and debugging failures
What we offer
What we offer
  • Medical
  • Dental
  • Vision
  • Life and health insurance
  • Paid vacation & holidays
  • Tuition assistance programs
Read More
Arrow Right
New

Staff Design Verification Engineer

AMD is looking for an experienced Design Verification Engineer willing to take o...
Location
Location
Ireland , Cork
Salary
Salary:
Not provided
amd.com Logo
AMD
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelors or Masters degree in Electronics/Computer/Electrical Engineering
  • 7+ years of relevant DV experience
  • Expert in SystemVerilog, UVM
  • Proficient in object-oriented programming, scripting (Ruby, Python, Perl), and low-level programming languages
  • Experience with Low Power verification techniques and UPF flow
  • PC System Architecture: PCI Express, SATA, USB, Ethernet, HyperTransport, DDR
  • Excellent knowledge of standard bus/interface protocols (i.e., AXI, AHB, AMBA, OCP, PIPE)
  • Exposure to AI implementation to improve verification flows
  • Experience with simulation profiling, efficiency improvements, acceleration, HLS tools/process
  • Must be a self-starter, and able to drive independently and efficiently challenge time-critical tasks to on-time completion
Job Responsibility
Job Responsibility
  • Work on functional or Power verification execution from test plan to verification signoff
  • Collaborate with architects and designers to understand the IP features
  • Write/Implement/Review Test Plans
  • Verification of critical high speed digital designs using both coverage driven random and directed testing techniques as well as Formal verification
  • Own some or all aspects of the Verification flow from initial test planning to coverage convergence and sign-off closure for one or more features and aspects of SubSystem level IP interoperability
  • Build testbench components and develop test and sequence libraries, by applying Objected Oriented Programming Verification techniques following UVM methodology
  • Conduct and participate in Code Reviews
  • Technical leadership, including block ownership from start to finish and verification sign-off
  • Fulltime
Read More
Arrow Right
New

Asic Verification Engineer

Develop and maintain ASIC verification environments using SystemVerilog and UVM ...
Location
Location
India , Bengaluru
Salary
Salary:
Not provided
https://www.hpe.com/ Logo
Hewlett Packard Enterprise
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelor's or Master's degree in Electrical Engineering, Electronics Engineering, or a related field (BSEE/MSEE)
  • 3+ years of experience in ASIC/SoC verification
  • Strong expertise in SystemVerilog-based ASIC verification
  • Hands-on experience with UVM, OVM, or VMM verification methodologies
  • Knowledge of constrained-random verification techniques
  • Experience with simulation and debugging using tools such as VCS or NC/Xcelium
  • Solid understanding of functional coverage, code coverage, and verification signoff processes
  • Strong ASIC debugging, problem-solving, and root-cause analysis skills
  • Scripting experience in Perl, Tcl, Python, and/or Shell scripting
Job Responsibility
Job Responsibility
  • Develop and maintain ASIC verification environments using SystemVerilog and UVM methodologies
  • Architect and implement block-level, subsystem-level, and full-chip verification environments
  • Create, execute, and deliver comprehensive verification test suites for ASIC designs
  • Perform functional verification using industry-standard simulators such as VCS and NC/Xcelium
  • Verify complex ASIC blocks independently and drive them to tape-out signoff
  • Analyze and close code coverage, functional coverage, and support gate-level simulations (GLS)
  • Debug and resolve design issues by collaborating closely with RTL designers and software/firmware teams
  • Enhance verification productivity by developing Perl, Python, Tcl, or Shell scripts for automation and infrastructure improvements
  • Contribute to the adoption and application of advanced verification methodologies, including constrained-random verification and UVM-based verification flows
What we offer
What we offer
  • Health & Wellbeing
  • Personal & Professional Development
  • Unconditional Inclusion
  • Fulltime
Read More
Arrow Right
New

Principal Silicon Design Verification Engineer

Microsoft Silicon, Cloud Hardware, and Infrastructure Engineering (SCHIE) is the...
Location
Location
United States , Mountain View
Salary
Salary:
142800.00 - 274800.00 USD / Year
https://www.microsoft.com/ Logo
Microsoft Corporation
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Doctorate in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 3+ years technical engineering experience OR Master's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 6+ years technical engineering experience OR Bachelor's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 8+ years technical engineering experience OR equivalent experience
  • Ability to meet Microsoft, customer and/or government security screening requirements are required for this role
  • Microsoft Cloud Background Check: This position will be required to pass the Microsoft Cloud Background Check upon hire/transfer and every two years thereafter
  • This role will require access to information that is controlled for export under export control regulations
  • successful candidate will be required to provide either proof of their country of citizenship or proof of their US residency or other protected status
  • successful candidate's citizenship will be verified with a valid passport
Job Responsibility
Job Responsibility
  • Own the development of C and C++ based test content at the subsystem and SoC levels
  • Build and maintain the C test infrastructure that the broader team relies on
  • Own the pre-silicon verification strategy and execution for one or more security IP blocks and subsystems
  • Architect and extend SystemVerilog and UVM environments that host C-based stimulus
  • Drive coverage signoff across functional, code, and power-aware coverage
  • Act as verification lead and technical point of contact for customer and partner teams
  • Mentor and guide less experienced engineers
  • Improve verification efficiency by building reference and prediction models, automation, and debug tooling in Python and other scripting languages
What we offer
What we offer
  • Benefits and other compensation
  • Fulltime
Read More
Arrow Right
New

Fms Systems Verification Engineer

Location
Location
United States , Phoenix
Salary
Salary:
Not provided
real-time-consulting.com Logo
Real Time Consulting
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelor’s degree in Electrical/Computer/Aerospace Engineering or Computer Science
  • 7+ years systems engineering experience with safety critical embedded avionics systems
  • 5+ years systems engineering FMS experience
  • Experience authoring/modify system requirements
  • Experience working in integrated lab environments for investigation of issues and testing of fixes
  • Experience performing FMS system integration
  • Experience performing FMS system verification testing
  • Experience analyzing problem reports created internally as well as those resulting from in-service issues
  • Experience verifying applicability of software fixes for problem reports
  • Familiar with the DO-178 Software Development Life Cycle (SDLC)
Job Responsibility
Job Responsibility
  • This role will assist a team which supports systems verification of FMS problem report fixes for advanced aerospace technology.
  • Fulltime
Read More
Arrow Right
New

System Test & Verification Engineer (Hardware-in-the-Loop)

On behalf of a client in Bristol, we are looking for a Hardware-in-the-Loop (HiL...
Location
Location
United Kingdom , Bristol
Salary
Salary:
60000.00 - 75000.00 GBP / Year
zenovo.co.uk Logo
Zenovo
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Proven experience working with Hardware-in-the-Loop Simulation (HiLS) platforms such as Speedgoat, dSPACE, National Instruments (NI), or similar
  • Experience using MATLAB/Simulink and/or LabVIEW
  • Strong Python scripting and test automation experience
  • Good understanding of embedded systems, control systems, and system integration
  • Experience working within structured development and testing environments, ideally involving safety-critical or high-reliability products
  • Experience using Git or similar version control systems
Job Responsibility
Job Responsibility
  • Developing, implementing, and maintaining Hardware-in-the-Loop Simulation (HiLS) environments to support the testing of hardware and firmware for safety-critical systems
  • Creating and executing robust test plans, procedures, and automated test cases to verify and validate product requirements
  • Integrating physical hardware with virtual models and simulation platforms to create realistic testing environments
  • Designing test scenarios that replicate real-world operating conditions and potential failure modes
  • Supporting product verification and validation activities throughout the development lifecycle
  • Analysing test results, investigating failures, and working closely with engineering teams to identify root causes and implement corrective actions
  • Producing clear technical reports and documentation to support design reviews, regulatory compliance, and product sign-off
  • Contributing to reliability engineering activities, including risk assessments, Failure Mode and Effects Analysis (FMEA), and continuous improvement initiatives
  • Ensuring full traceability between requirements, test coverage, and validation outcomes
What we offer
What we offer
  • Competitive pension scheme (up to 7% employer matched)
  • Discretionary annual bonus (typically around 10%)
  • 25 days annual leave plus 8 bank holidays
  • Private medical healthcare
  • Hybrid working and flexitime
  • Annual wellness checks
  • Retail vouchers
  • Fulltime
Read More
Arrow Right