CrawlJobs Logo
ARM Logo ARM · IT - Software Development

Verification Engineer

India, Noida · Job Posted January 29, 2026
Apply Position
Job Link Share

Job Description

We are seeking skilled SoC (System-on-Chip) ARM Power architecture, Soc clock and reset verification engineer and to join our dynamic team. Arm’s hardware is at the heart of the computing and connectivity revolution that continues to transform the way people live and businesses operate. As we continue to grow, we need talented engineers to join a team responsible for the development of sophisticated Subsystems and Solutions across Enterprise, Auto and Client markets.

Job Responsibility

  • Writing test plans, defining test methodologies, and completing functional verification to the required quality levels and schedules
  • Leading a team of engineers to own and power, clk/rst verification for a complex IoT chip
  • Collaborate with engineers in architecture, design, verification, implementation, modeling, performance analysis, silicon validation, FPGA and board development and build a functional verification strategy
  • Support mentor junior team members

Requirements

  • 3 - 6 years of proven experience in working on SoC verification environments across Power verification involving multiple power islands and clock and reset verification
  • Knowledge of assembly language (preferably ARM), C/C++ and hardware verification languages (e.g. SystemVerilog), shell programming/scripting (e.g. Tcl, Perl, Python etc.)
  • Experience in one or more of various verification methodologies – UVM/OVM, formal, low power
  • Good knowledge and working verification experience in Arm M class CPU Processors
  • Good experience in handling Power aware verification with complex power architecture
  • Exposure to all stages of verification: requirements collection, creation of test plans, testbench implementation, test cases development, documentation and support
  • Understanding of the fundamentals of Arm system architectures
  • Experience with various front-end verification tools - Dynamic simulation tools, Static Simulation tools, UPF, and Debuggers
  • Experience in working and debugging Soc in DFT mode
  • Exposure to various front-end verification tools - Questa, VCS, Jasper Gold, Verdi
  • Experience in Coverage - Functional, Toggle, Code - closure at Subsystem and SoC level

Nice to have

  • Possess knowledge of object-oriented programming concepts
  • Experience in Client/IOT SoC design verification
  • Strong understanding of CPU, Interconnect Architecture/micro-architectures
  • Familiarity of Unix / Linux working environment

What we offer

  • Health and Wellness
  • Work and Life Success
  • Financial Rewards
  • Development and Support
ARM - All Job Offers

Looking for more opportunities?

Search for other job offers that match your skills and interests.

Suggested Tags: Frontend Developer Secretary Talent Manager Salesforce Administrator Data Analyst
Similar Jobs for

Verification Engineer

8 matching positions

Verification Engineer

Teradyne Nextest FPGA Team is looking for experienced verification engineer with...
Location
Location
Costa Rica , Alajuela
Salary
Salary:
Not provided
teradyne.com Logo
Teradyne
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • BS in Computer Science, Computer Engineering or Electrical Engineering or related field
  • English proficiency
  • 8 years of experience with: Digital Design functional verification
  • Industry standard protocols (e.g. PCIE, AXI)
  • EDA Tools (e.g. Cadence Xcelium, Simvision)
  • System Verilog
  • UVM (Testbench components, development)
  • Verification IP integration
Job Responsibility
Job Responsibility
  • Understand the design requirements from verification perspective
  • Functional verification using System Verilog and UVM methodology
  • Create testbench, verification components, and tests
  • Create self-checking verification environment with data checkers and assertions
  • Debug failures using waveforms and test log reports
  • Drive verification completion with 100% functional coverage and code coverage
  • Interacting with FPGA design, software and hardware team for test strategies and debugging failures
What we offer
What we offer
  • Teradyne offers a variety of robust health and well-being benefit programs, including medical, dental, vision, life and health insurance, paid vacation & holidays, tuition assistance programs, and more
Read More
Arrow Right

Verification Engineer

Teradyne Nextest FPGA Team is looking for experienced verification engineer with...
Location
Location
Costa Rica , Alajuela
Salary
Salary:
Not provided
teradyne.com Logo
Teradyne
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • BS in Computer Science, Computer Engineering or Electrical Engineering or related field
  • English proficiency
  • 5 years of experience with Digital Design functional verification
  • 5 years of experience with Industry standard protocols (e.g. PCIE, AXI)
  • 5 years of experience with EDA Tools (e.g. Cadence Xcelium, Simvision)
  • 5 years of experience with System Verilog
  • 5 years of experience with UVM (Testbench components, development)
  • 5 years of experience with Verification IP integration
Job Responsibility
Job Responsibility
  • Understand the design requirements from verification perspective
  • Functional verification using System Verilog and UVM methodology
  • Create testbench, verification components, and tests
  • Create self-checking verification environment with data checkers and assertions
  • Debug failures using waveforms and test log reports
  • Drive verification completion with 100% functional coverage and code coverage
  • Interacting with FPGA design, software and hardware team for test strategies and debugging failures
What we offer
What we offer
  • Medical
  • Dental
  • Vision
  • Life and health insurance
  • Paid vacation & holidays
  • Tuition assistance programs
Read More
Arrow Right
New

DDR Lead Verification Engineer

The focus of this role is to plan, build, and execute the verification of new an...
Location
Location
India , Bangalore
Salary
Salary:
Not provided
amd.com Logo
AMD
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Proficient in IP level ASIC verification
  • Proficient in debugging RTL code using simulation tools
  • Experience with memory controllers, dfi, dram memory models(ddr4/5, lpddr4/5, hbm, NVDIMM) and/or ddr phys is added advantage
  • ASIC design verification experience with 7+Years
  • Hands on experience in developing complex UVC
  • Good debugging skill and good knowledge of verification tool and methodology
  • Hands on experience with coverage planning, coding, and coverage closure
  • Should have worked on developing testplan at module level/IP level /Chip-level project
  • Mentoring Juniors and ensuring that the team achieves technical goals with high quality
  • Scripting language experience: Perl, Ruby, Makefile, shell preferred
Job Responsibility
Job Responsibility
  • Collaborate with architects, hardware engineers to understand the new features to be verified
  • Build test plan documentation, accounting for interactions with other features
  • Estimate the time required to write the new feature tests and any required changes to the test environment
  • Build the directed and random verification tests
  • Debug test failures to determine the root cause
  • work with RTL engineers to resolve design defects and correct any test issues
  • Review functional and code coverage metrics – modify or add tests or constrain random tests to meet the coverage requirements
  • Fulltime
Read More
Arrow Right
New

Soc / Ip Verification Engineer

Location
Location
India , Hyderabad
Salary
Salary:
Not provided
amd.com Logo
AMD
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Proficient in IP level ASIC verification
  • Proficient in debugging firmware and RTL code using simulation tools
  • Proficient in using UVM testbenches and working in Linux and Windows environments
  • Experienced with Verilog, System Verilog, C, and C++
  • Graphics pipeline knowledge
  • Developing UVM based verification frameworks and testbenches, processes and flows
  • Automating workflows in a distributed compute environment
  • Exposure to simulation profile, efficiency improvement, acceleration, HLS tools/process
  • Strong background in the C++ language, preferably on Linux with exposure to Windows platform
  • Good understanding and hands-on experience in the UVM concepts and SystemVerilog language
Job Responsibility
Job Responsibility
  • Collaborate with architects, hardware engineers, and firmware engineers to understand the new features to be verified
  • Build test plan documentation, accounting for interactions with other features, the hardware, the firmware, and the software driver use cases
  • Estimate the time required to write the new feature tests and any required changes to the test environment
  • Build the directed and random verification tests
  • Debug test failures to determine the root cause
  • work with RTL and firmware engineers to resolve design defects and correct any test issues
  • Review functional and code coverage metrics – modify or add tests or constrain random tests to meet the coverage requirements
What we offer
What we offer
  • AMD benefits at a glance
  • Fulltime
Read More
Arrow Right
New

Systems Test & Verification Engineer

A successful candidate will play a hands-on role in designing and implementing H...
Location
Location
United Kingdom , Bristol
Salary
Salary:
60000.00 - 75000.00 GBP / Year
zenovo.co.uk Logo
Zenovo
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • At least 3-years’ experience working with HiLS systems
  • Proven experience in HiLS testing
  • Experience with LabVIEW or MATLAB/Simulink
  • Ability to develop test cases using scripting languages (e.g. Python) and automation tools
  • Solid understanding of embedded systems, control systems, and system integration
  • Experience using version control systems (e.g. Git)
  • Proficient with Microsoft Windows and standard Office applications
  • Strong analytical and problem-solving skills
  • Degree in Computer Science, Electronic/Electrical Engineering, or a related field
Job Responsibility
Job Responsibility
  • Proven experience designing, implementing, and maintaining HiLS environments
  • Developing and executing test plans, procedures, and test cases
  • Integrating hardware with virtual models and simulation tools
  • Investigating defects and collaborating with engineering teams to resolve issues
  • Producing clear test documentation and reporting
  • Experience with embedded development tools, debuggers, simulators, and automated test environments
  • Ability to read and interpret hardware schematics and datasheets
What we offer
What we offer
  • Competitive pension scheme (up to 7% employer matched)
  • Discretionary annual bonus (typically around 10%)
  • 25 days annual leave plus 8 bank holidays
  • Private medical healthcare
  • Hybrid working and flexitime
  • Annual wellness checks
  • Retail vouchers
  • Mental health support services
  • Fulltime
Read More
Arrow Right
New

Design Verification Engineer - Machine Learning Accelerators

Reality Labs focuses on delivering Meta's vision through Augmented Reality (AR) ...
Location
Location
United States , Sunnyvale
Salary
Salary:
178000.00 - 250000.00 USD / Year
meta.com Logo
Meta
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • 10+ years of hands-on experience in SystemVerilog/UVM methodology and C/C++ based verification
  • 10+ years of experience in IP/sub-system and/or SoC level verification based on SystemVerilog UVM/OVM based methodologies
  • Experience in one or more of the following areas along with functional verification - SV Assertions, Formal, Emulation
  • Experience in EDA tools and scripting (Python, TCL, Perl, Shell) used to build tools and flows for verification environments
  • Track record of 'first-pass success' in ASIC development cycles
  • Bachelor's degree in Computer Science, Computer Engineering, relevant technical field, or equivalent practical experience
Job Responsibility
Job Responsibility
  • Work with cross-functional leads, including product managers, systems architects, researchers, and software architects, to develop industry leading Machine Learning IP's optimized for Mixed Reality and Smart Devices and use-cases, defining verification methodologies for each of the different core IPs
  • Define, track, and lead the execution of detailed test plans for the different modules and top levels
  • Implement scalable test benches including checkers, reference models, assertions in System Verilog
  • Drive Design Verification to closure based on defined verification metrics on test plan, functional and code coverage
  • Collaborate with cross-functional teams such as Design, Model, Emulation and Silicon validation teams towards ensuring design quality targets are met across pre- and post-Silicon product lifecycle
  • Support hand-off and integration of developed subsystems/IP blocks into larger SOC environments
  • Develop and drive continuous Design Verification improvements using the latest verification methodologies, tools and technologies from the industry
What we offer
What we offer
  • bonus
  • equity
  • benefits
  • Fulltime
Read More
Arrow Right
New

Digital Verification Engineer

Sandia National Laboratories is seeking a Digital Verification Engineer (R&D Ele...
Location
Location
United States , Albuquerque; Livermore; Other
Salary
Salary:
Not provided
sandia.gov Logo
Sandia National Laboratories
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • A Bachelor's degree in a relevant discipline, or an equivalent combination of directly relevant education and engineering or scientific experience that demonstrates the knowledge, skills, and ability to perform independent research and development
  • Ability to obtain and maintain a DOE Q-level security clearance
Job Responsibility
Job Responsibility
  • Translate digital design requirements at various development stages into precise, unambiguous checks against the implementation
  • Adapt diverse requirements including functionality, safety, and information protection into SystemVerilog Assertions (SVA) for verification
  • Evaluate trade-offs in formal analysis complexity to ensure verification tasks remain tractable and efficient
  • Collaborate closely with designers, system engineers, and other verification specialists to deploy systems that are verifiably correct
  • Produce clear, concise, and well-documented archival reports detailing verification activities and results
  • Present verification findings at technical reviews to peers and customers
  • Continuously learn and apply new formal verification techniques and methodologies
What we offer
What we offer
  • Challenging work with amazing impact that contributes to security, peace, and freedom worldwide
  • Extraordinary co-workers
  • Some of the best tools, equipment, and research facilities in the world
  • Career advancement and enrichment opportunities
  • Flexible work arrangements for many positions include 9/80 (work 80 hours every two weeks, with every other Friday off) and 4/10 (work 4 ten-hour days each week) compressed workweeks, part-time work, and telecommuting (a mix of onsite work and working from home)
  • Generous vacation, strong medical and other benefits, competitive 401k, learning opportunities, relocation assistance and amenities aimed at creating a solid work/life balance
  • Fulltime
Read More
Arrow Right
New

Principal Silicon Design Verification Engineer

As a Principal Engineer - ASIC verification in the Data Processing Unit team you...
Location
Location
United States , Santa Clara
Salary
Salary:
142800.00 - 304200.00 USD / Year
https://www.microsoft.com/ Logo
Microsoft Corporation
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Doctorate in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 3+ years technical engineering experience OR Master's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 6+ years technical engineering experience OR Bachelor's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 8+ years technical engineering experience OR equivalent experience
  • Ability to meet Microsoft, customer and/or government security screening requirements are required for this role. These requirements include but are not limited to the following specialized security screenings: Microsoft Cloud Background Check: This position will be required to pass the Microsoft Cloud Background Check upon hire/transfer and every two years thereafter.
Job Responsibility
Job Responsibility
  • As a Principal Engineer in the Data Processing Unit team, you will be validating silicon to solve complex problems in a datacenter
  • Lead key components of functional validation of complex ASIC SOC using UVM/C test bench
  • Perform pre-silicon SoC verification, post-silicon validation by defining testing strategies
  • Work with cross functional teams, architecture, design, verification, partner teams for project execution and influence next generation designs
  • Develop test plan, C tests and infrastructure to complete functional validation of complex design and report bug/issues
  • Running tests, debugging failures, creating stress and performance scenarios to meet test plan goals
  • Actively participate in chip bring up and write test firmware to support various teams
  • Innovate to improve validation efficiency through methodologies and tools
  • Coach and mentor others in your areas of expertise
  • Demonstrate Microsoft core values: Customer Focus, Adaptability, Collaboration, Growth Mindset, Drive for Results, Influence for Impact, Judgement, and Diversity & Inclusion
  • Fulltime
Read More
Arrow Right