CrawlJobs Logo

USB IP Validation Engineer

amd.com Logo

AMD

Location Icon

Location:
China , Shanghai

Category Icon
Category:
IT - Software Development

Job Type Icon

Contract Type:
Not provided

Salary Icon

Salary:

Not provided
Save Job
Save Icon
Apply Position

Job Description:

This technical role is Client Post-Silicon features IO validation and enablement at the silicon IP level up through IP, integration, and system levels on AMD client products. This individual will be primarily responsible for leading the IO component AVL validation, interfacing with IP design, debug, BIOS/firmware, and platform design groups to develop, optimize and execute validation test plans for client products from pre-silicon validation plan to post-silicon bring-up/validation, debug feature issues, and maintain validation infrastructure to achieve product deliver milestones.

Job Responsibility:

  • Perform USB IP /PCIe functional validation at system level and IP/block level in pre-silicon and/or post-silicon environments
  • Develop validation plans, test cases, and test environments based on design specifications and architecture documents
  • Execute validation tests, analyze results, and ensure comprehensive coverage for USB IP and related system components
  • Validate and debug features and interoperability involving USB and PCIe subsystems on x86-based platforms
  • Work closely with design, architecture, firmware, and software teams to identify root-cause, and resolve functional issues
  • Participate in automation and improvement of validation flows, AI tools, and methodologies
  • Execute and drive success of programs with multiple projects on the goal

Requirements:

  • Bachelor’s or Master’s degree in Electrical Engineering, Computer Engineering, Computer Science, or related field
  • Solid understanding of x86 architecture, including system-level components and interactions
  • Strong knowledge of USB & PCIe Spec and protocol (e.g., USB 2.0/3.x/USB4. TBT)
  • Hands-on experience in system-level and/or IP-level validation (post-silicon)
  • Experience with debug and issue root-cause, including use of common debug tools (Windows ETL, logic analyzers, protocol analyzers, waveform viewers, etc.)
  • Familiarity with Linux operating system, including basic shell usage, scripting, and driver/application bring-up
  • Experience with pre-silicon verification/validation environments (e.g., simulation, emulation, FPGA prototyping) or post-silicon validation labs
  • Experience with validation frameworks, test infrastructure
  • Knowledge of system-level performance, power, and reliability validation concepts for I/O subsystems
  • Good verbal and written communication skills in English

Nice to have:

Familiarity with AI applications, or hands-on experience in developing AI-driven tools/workflows for validation or related domains

Additional Information:

Job Posted:
March 25, 2026

Icon
AMD - All Job Offers
Job Link Share:
Copy Link Icon
Facebook Icon Twitter Icon LinkedIn Icon

Looking for more opportunities? Search for other job offers that match your skills and interests.

Briefcase Icon

Similar Jobs for USB IP Validation Engineer

Silicon System Validation Engineer

Meta's Silicon Engineers are at the forefront of innovation, driving the design ...
Location
Location
Taiwan , Taipei
Salary
Salary:
Not provided
meta.com Logo
Meta
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelor's degree in Computer Science, Computer Engineering, relevant technical field, or equivalent practical experience
  • 8+ years of hands-on experience in the bring-up and validation of complex System-on-Chip (SoC) components
  • Experience leading silicon validation planning, execution, firmware development for validation, and validation sign-off processes
  • Demonstrated experience with high-speed protocols, such as MIPI, PCIe, USB, and DDR, including hands-on experience in high-speed input/output (IO) bring-up
  • Demonstrated experience using laboratory equipment, including oscilloscopes, bit error rate testers (BERTs), protocol analyzers, and JTAG debuggers
Job Responsibility
Job Responsibility
  • Lead the development, execution, and sign-off of System-on-Chip (SoC) and end-to-end system validation plans
  • Identify and communicate technical risks related to silicon validation projects to relevant stakeholders
  • Plan, organize, and oversee silicon bring-up and validation activities across multiple SoCs
  • Execute and coordinate test and debug activities with cross-functional and plug-and-play (PnP) teams, ensuring thorough validation coverage
  • Lead laboratory debug activities, silicon bug reproduction, failure analysis, and failure reporting across multiple domains or projects
  • Work with cross-functional teams (i.e., architecture, intellectual property (IP), firmware (FW), electrical engineering (EE), SoC, and product engineering teams to generate comprehensive validation reports for SoC and system-level components
  • Work in an agile environment, changing roadmaps and adapt to validation plans based on changes
Read More
Arrow Right

Senior Analog Design Engineer

The Interface & Custom Circuit Engineering team in AI-Silicon Engineering is see...
Location
Location
India , Bangalore
Salary
Salary:
Not provided
https://www.microsoft.com/ Logo
Microsoft Corporation
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • BSEE or equivalent, MSEE/PhD preferred
  • 7+ years of experience in analog circuit design, through full cycle post BSEE or equivalent
  • Experience with high-speed analog front-end serdes or D2D design (preferably PCIe, UCIe, D-PHY, USB), data-converters, PLLs, Regulators and all associated blocks in analog designs from architecture till silicon validation support
  • Experience in Design partitioning, power/jitter budgeting and timing analysis
  • Knowledge of lower power design techniques, calibration, parasitic extraction, EM/IR/ESD/Aging & Signal Integrity Design
  • Experience with the use of CAD-tools (Cadence, Mentor, Synopsys) for circuit schematic entry, simulations, post layout extractions, Mixed-mode simulations
  • Delivered Analog IP’s successfully in mass production in FinFET processes
  • Experience in mentoring individual engineers
  • Working with multiple stakeholders (arch/design/layout/silicon validation/project managers) to execute full design cycle till silicon
  • Excellent communication skills and self-motivated that can collaborate with larger teams within Microsoft
Job Responsibility
Job Responsibility
  • Lead Analog designs and delivery of cutting edge, high-performance, high-speed, low-power Analog IP designs for interconnectivity solutions and fundamental Analog circuit blocks for various Microsoft products in various process nodes including deep FinFet, following industry best practices
  • Technically deliver complex blocks that will produce schematics, verify in simulation, complete timing/jitter/power budgets and work with mask layout teams to deliver a final IP GDS
  • Coordinate tasks with junior members of the team, develop plans for Analog IP execution, follow processes/methodologies to deliver IP blocks
  • Coordinate bench validation of IP in Silicon, and IP characterization on bench and tester
  • Use established flows/methodologies/processes for execution
  • Work along with other members of the team to deliver IP’s, including project planning, schedule tracking, report generation
  • Interface with RTL, Verification and P&R team
  • Fulltime
Read More
Arrow Right

Silicon Validation Engineer

The Reality Labs team is building products that make it easier for people to con...
Location
Location
Taiwan , Taipei
Salary
Salary:
Not provided
meta.com Logo
Meta
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelor's degree in Computer Science, Computer Engineering, relevant technical field, or equivalent practical experience
  • 2+ years of hands-on experience in bring-up, debug, and validation of complex SoCs
  • Experience in high-speed protocols (i.e., MIPI, PCIe, USB, DDR) and hands-on experience in high-speed IO bring-up
  • Experience in silicon validation planning, execution, validation FW development, and validation sign-off
  • Experience using lab equipment, such as scopes, BERTs, protocol analyzers, JTAG debuggers, etc
  • Experience with building silicon validation infrastructure and test automation, in highly cross-functional environments - across multiple team sites
Job Responsibility
Job Responsibility
  • Assist in the development, execution, and sign-off of SoC and end-to-end system validation plans
  • Identify and communicate technical risks related to the project to the stakeholders under guidance
  • Participate in silicon bring-up and validation activities
  • Understand system HW/SW/FW components as a whole and assist in driving test execution and debug with cross functional/PnP teams
  • Collaborate with the team for lab debug, silicon bug repro, failure analysis, and failure report activities
  • Work with cross-functional teams (i.e., architecture, IP, FW, EE, SoC, and product engineer teams) to generate validation reports for SoC and systems
  • Adapt to changing roadmaps and validation plans based on changes in an agile environment
Read More
Arrow Right

Silicon Validation Engineer

The Reality Labs team is building products that make it easier for people to con...
Location
Location
United States , Sunnyvale
Salary
Salary:
114000.00 - 172000.00 USD / Year
meta.com Logo
Meta
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Currently has, or is in the process of obtaining a Bachelor's degree in Computer Science, Computer Engineering, relevant technical field, or equivalent practical experience. Degree must be completed prior to joining Meta
  • 2+ years of hands-on experience in bring-up, debug, and validation of complex SoCs
  • 1+ years of experience in high-speed protocols (i.e., MIPI, PCIe, USB, DDR) and hands-on experience in high-speed IO bring-up
  • 1+ years of experience in silicon validation planning, execution, validation FW development, and validation sign-off
  • 1+ years of experience using lab equipment, such as scopes, BERTs, protocol analyzers, JTAG debuggers, etc
  • Experience with building silicon validation infrastructure and test automation, in highly cross-functional environments - across multiple team sites
Job Responsibility
Job Responsibility
  • Assist in the development, execution, and sign-off of SoC and end-to-end system validation plans
  • Identify and communicate technical risks related to the project to the stakeholders under guidance
  • Participate in silicon bring-up and validation activities
  • Understand system HW/SW/FW components as a whole and assist in driving test execution and debug with cross functional/PnP teams
  • Collaborate with the team for lab debug, silicon bug repro, failure analysis, and failure report activities
  • Work with cross-functional teams (i.e., architecture, IP, FW, EE, SoC, and product engineer teams) to generate validation reports for SoC and systems
  • Adapt to changing roadmaps and validation plans based on changes in an agile environment
What we offer
What we offer
  • bonus
  • equity
  • benefits
Read More
Arrow Right

SerDes PHY Engineer

The candidate will join a highly visible and influential team of high-speed phys...
Location
Location
United States , Austin
Salary
Salary:
178400.00 - 267600.00 USD / Year
amd.com Logo
AMD
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Strong professional experience in the semiconductor industry doing analog mixed-signal circuit/system design, analysis, validation and/or test, characterization and debug
  • Design knowledge of high-speed I/O SerDes architectures and blocks, plus general mixed-signal IP, e.g. CTLE, FFE, DFE, VGA, CDR, PLL/DLL, TX driver, EMC, GPIO, etc.
  • Experience with one or more interface protocols like PCIe, Ethernet, USB, DisplayPort, HDMI, MIPI etc. preferred
  • Experience with advanced FinFET semiconductor technologies at and below 7nm
  • Basic understanding of RTL, logic design, and digital circuits
  • Python and/or Perl programming desirable
  • Should be familiar with UNIX environment
  • Laboratory experience, including hands-on use of equipment: BERT, oscilloscope, logic analyzer, etc. desirable
  • Strong analytical/problem solving skills, ability to learn quickly, and attention to detail
  • Good teamwork and oral and written communications skills are critical
Job Responsibility
Job Responsibility
  • Serve as the AMD technical owner of various 3rd party SERDES and other mixed signal IP
  • Provide pre- and post-silicon IP leadership and support for SerDes PHYs and other mixed signal IP, in particular IP like PCIe, Ethernet, UCIe, USB, MIPI, and Display PHYs, plus PLLs and miscellaneous IOs and circuits
  • Work directly with 3rd party IP vendors to support design transfer, release of design views and collaterals, and integration of IP across many AMD products
  • Work with AMD integration teams on integration and checks for electrical, logical, and physical quality
  • Support IC package and PCB design teams in completing and evaluating their signal and power integrity analyses
  • Perform technical evaluation of new IP for licensing
  • Provide post-silicon support from bring-up of first silicon, to debug, ATE production test, lab validation and characterization, compliance testing, and customer support
  • Provide expertise in translating post-silicon learnings into suggestions for the new IP design process for SerDes IP
Read More
Arrow Right

Technologist, ASIC Development Engineering

The ASIC emulation team is seeking highly motivated Emulation engineer to join a...
Location
Location
India , Bengaluru
Salary
Salary:
Not provided
sandisk.com Logo
Sandisk
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • BE or MS degree in Electrical Engineering or Computer Engineering, with 15+ years of experience
  • Solid experience working on emulation platforms such as Veloce, Zebu, or Palladium (compilation, debug, performance, and throughput tuning)
  • Debugging experience is a must particularly in HW/SW co-debug environments
  • Knowledge of one or more protocols
  • SPI, DDR, SATA, USB, AXI, PCI, PCIe or I2C
  • Experience developing C++, Python, Perl, Shell and TCL test content
  • Experience debugging failures using waveform viewers, log files and trace dumps
  • Working knowledge of Linux/Unix environment and shell scripting
  • Excellent debugging and problem-solving skills with simulation and emulation environments
  • Cross-Functional Collaboration: Ability to work closely with design, validation, firmware, and physical design teams to resolve system-level issues
Job Responsibility
Job Responsibility
  • Providing technical leadership and expertise to define requirements for Emulation and Emulation IP development
  • Create emulation models from RTL / Netlist. Develop hardware collateral to be integrated with the Palladium / FPGA emulation mode
  • Experience in Palladium or Zebu Platforms Automation and increase process efficiencies
  • Collaborating cross-functionally to optimize emulation workflows and standardize methodologies
  • Work with extended teams to debug environment and drive cross-functional testing (Firmware, Software, Verification and Design)
  • Triage failures with design, verification, firmware, software teams
  • Mentoring and guiding junior engineers, fostering a culture of collaboration, innovation and continuous improvement
  • Fulltime
Read More
Arrow Right

Software Support Administrator

The Software Support Administrator is a highly technical individual contributor ...
Location
Location
United States , Loveland, Colorado; Fountain Valley, California
Salary
Salary:
60000.00 - 75000.00 USD / Year
antechdiagnostics.com Logo
Antech Diagnostics
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelor’s degree in computer science, engineering, or equivalent experience
  • 4+ years of experience providing software support, including installation, configuration, and troubleshooting of software applications, peripherals, scanners, printers, and analyzers
  • Strong understanding of Windows operating systems, networking fundamentals (TCP/IP, DNS, DHCP), and hardware troubleshooting
  • Working knowledge of relational databases and log analysis
  • Experience supporting API driven or integrated systems
  • Ability to troubleshoot across software, hardware, and network layers
  • Excellent verbal and written communication skills with both technical and nontechnical audiences
  • Proven ability to manage multiple complex issues simultaneously while maintaining high customer satisfaction
  • Strong documentation, organization, and analytical skills
  • Calm, empathetic, and professional demeanor in high pressure situations
Job Responsibility
Job Responsibility
  • Serve as a primary technical resource for Integrated Hardware Diagnostics (IHD)–related issues, ensuring reliable communication between analyzers, local systems, and downstream applications
  • Troubleshoot end-to-end data flow issues involving IHD components, workstation software, device connectivity, and backend systems
  • Provide advanced technical support for PIMS integrations, including configuration, troubleshooting, and ongoing maintenance as it relates to IHD workflows
  • Work directly with clinics, PIMS vendors, third-party partners, and internal teams to resolve complex IHD-driven integration and results delivery issues
  • Support both cloud-based and on-premise environments, focusing on analyzer-to-system communication, data transmission reliability, and integration stability
  • Partner closely with internal WSPI, IHD, Web Support, Product, and Development teams to escalate and resolve high-severity or cross-system issues impacting diagnostics workflows
  • Work closely with veterinary clinic customers in a Technical Support call center environment, demonstrating a calm demeanor, empathy, and professionalism when handling high-pressure or escalated situations, while maintaining a strong customer-focused approach
  • Configure, support, and troubleshoot HealthTracks and related web application integrations
  • Investigate issues related to results transmission, authentication, permissions, and data visibility
  • Review application logs and system indicators to identify root cause and determine appropriate resolution or escalation
What we offer
What we offer
  • Paid Time Off & Holidays
  • Medical, Dental, Vision (Multiple Plans Available)
  • Basic Life (Company Paid) & Supplemental Life
  • Short and Long Term Disability (Company Paid)
  • Flexible Spending Accounts/Health Savings Accounts
  • Paid Parental Leave
  • 401(k) with company match
  • Tuition/Continuing Education Reimbursement
  • Life Assistance Program
  • Pet Care Discounts
  • Fulltime
Read More
Arrow Right

Senior Principal Product Definer/Architect

We are seeking a highly experienced and visionary Senior Principal Product Defin...
Location
Location
France , Caen
Salary
Salary:
Not provided
scalinx.com Logo
SCALINX
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Proven track record of defining and architecting complex high-speed, RF, mixed-signal, or SoC products from concept to high-volume production
  • Strong system-level architecture expertise with demonstrated ability to balance performance, power, area, cost, risk, and time-to-market trade-offs
  • Established leadership in cross-functional technical environments, with the ability to influence product direction and strategic decisions
  • Deep understanding of semiconductor markets, ecosystem dynamics, and competitive positioning
  • Excellent ability to translate customer and market insights into clear, structured, and actionable product specifications
  • Master’s or PhD degree in Electrical Engineering, or a related discipline
  • 15+ years of experience in semiconductor product development, with significant experience in product definition and/or system architecture leadership roles
  • Deep expertise across digital, analog, mixed-signal, RF, software, and SoC design methodologies
  • Proven experience defining products integrating high-speed interfaces (e.g., PCIe, USB, Ethernet, UCIe), RF subsystems, connectivity solutions, compute accelerators, or power management architectures
  • Strong understanding of system-level considerations, including signal integrity, power integrity, thermal management, advanced packaging, reliability, and manufacturability
Job Responsibility
Job Responsibility
  • Lead end-to-end product definition activities, including market assessment, competitive benchmarking, product requirement documents (PRDs), and high-level architectural specifications
  • Architect scalable and differentiated semiconductor solutions spanning digital, mixed-signal, RF, software, and heterogeneous SoC platforms
  • Drive architectural feasibility analysis, technology selection, and detailed trade-off studies (PPA, cost structure, integration complexity, risk, and schedule)
  • Engage directly with strategic customers to capture system-level requirements and translate them into compelling silicon solutions
  • Define IP strategy, hardware/software partitioning, integration methodologies, and process node selection aligned with business and technical objectives
  • Mentor and guide engineers and architects, establishing best practices in system architecture and product definition
  • Drive long-term roadmap development and portfolio evolution based on technology trends, customer engagement, and competitive analysis
  • Contribute to business case development, including cost modeling, ROI assessment, pricing alignment, and make-versus-buy evaluations
  • Fulltime
Read More
Arrow Right