CrawlJobs Logo

Technologist, ASIC Development Engineering

sandisk.com Logo

Sandisk

Location Icon

Location:
India , Bengaluru

Category Icon

Job Type Icon

Contract Type:
Not provided

Salary Icon

Salary:

Not provided

Job Description:

The ASIC emulation team is seeking highly motivated Emulation engineer to join a team of experienced engineers working on the development of advanced controller SoCs. The growing diversity of data creates an exponential number of new possibilities – for the world, our company, and you. You’ll be part of a team driving the innovations necessary to outpace new demands and challenges everywhere data lives, from sensors to mobile devices to the cloud. We’ve only started to scratch the surface of what data can do. You can help unlock its full potential.

Job Responsibility:

  • Providing technical leadership and expertise to define requirements for Emulation and Emulation IP development
  • Create emulation models from RTL / Netlist. Develop hardware collateral to be integrated with the Palladium / FPGA emulation mode
  • Experience in Palladium or Zebu Platforms Automation and increase process efficiencies
  • Collaborating cross-functionally to optimize emulation workflows and standardize methodologies
  • Work with extended teams to debug environment and drive cross-functional testing (Firmware, Software, Verification and Design)
  • Triage failures with design, verification, firmware, software teams
  • Mentoring and guiding junior engineers, fostering a culture of collaboration, innovation and continuous improvement

Requirements:

  • BE or MS degree in Electrical Engineering or Computer Engineering, with 15+ years of experience
  • Solid experience working on emulation platforms such as Veloce, Zebu, or Palladium (compilation, debug, performance, and throughput tuning)
  • Debugging experience is a must particularly in HW/SW co-debug environments
  • Knowledge of one or more protocols
  • SPI, DDR, SATA, USB, AXI, PCI, PCIe or I2C
  • Experience developing C++, Python, Perl, Shell and TCL test content
  • Experience debugging failures using waveform viewers, log files and trace dumps
  • Working knowledge of Linux/Unix environment and shell scripting
  • Excellent debugging and problem-solving skills with simulation and emulation environments
  • Cross-Functional Collaboration: Ability to work closely with design, validation, firmware, and physical design teams to resolve system-level issues
  • Strong team player, able to collaborate effectively across architecture, design, and validation teams

Additional Information:

Job Posted:
February 23, 2026

Employment Type:
Fulltime
Work Type:
On-site work
Job Link Share:

Looking for more opportunities? Search for other job offers that match your skills and interests.

Briefcase Icon

Similar Jobs for Technologist, ASIC Development Engineering

Technologist, ASIC Development Engineering

We are looking for a highly skilled and experienced individual for SoC PD lead p...
Location
Location
India , Bengaluru
Salary
Salary:
Not provided
sandisk.com Logo
Sandisk
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelor’s or master’s degree in electrical engineering, Computer Engineering, or a related field
  • A minimum of 13 to 15 years of experience in leading RTL to GDSII implementation effort across various SoCs
  • Proven ability in technically leading a small/medium-sized team for executing projects preferred
  • Hands-on experience on the entire PD Flow from RTL to GDSII
  • Should have a good understanding of Floor planning, Power Planning, Placement & Optimization, CTS, Routing, Design Convergence, and Sign-off with in-depth expertise in at least one of these domains
  • Working knowledge about OCV, MM/MC optimization and multi-power designs (Level shifters, Isolation cells, etc)
  • Exposure to static timing analysis fixes including automated ECO generation
  • Strong in areas on CTS, Power, Bump planning, Floorplan
  • Experience with tools (e.g., Synopsys FusionCompiler, PrimeTime, Cadence Innovus, Constraints Manager, Redhawk, Calibre etc.) and methodologies
  • Library preparation in any environment (Synopsys, Cadence, etc)
Job Responsibility
Job Responsibility
  • To be responsible for leading RTL-to-GDSII SoC implementation effort
  • To collaborate with cross-functional teams, including Design, Verification, Analog, DFT, SIPI etc.
  • To develop and guide the team members in their work, enhancing their technical capabilities and increasing productivity
  • To ensure process compliance during project execution and enable / participate in technical discussions/reviews
  • To prepare and submit status reports for minimizing exposure and risks on the project or closure of escalations
  • Stay abreast of industry trends and emerging technologies in related fields, and incorporate best practices into the team’s workflow
  • Foster a culture of innovation, collaboration, and continuous improvement
  • Fulltime
Read More
Arrow Right

Technologist, ASIC Development Engineering (ASIC SOC Validation)

We are looking for a Technologist (ASIC validation engineer) to work with our ne...
Location
Location
India , Bengaluru
Salary
Salary:
Not provided
sandisk.com Logo
Sandisk
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • BS/MS degree in Computer Engineering, Electrical Engineering, Computer Science or related field
  • 12 – 17 years of experience on validation and debug
  • Experience coding in C for SSD embedded system, Python for test automation is a plus
  • SSD firmware/validation experience in areas of: USB, SD, PCIe/NVMe, NAND and related areas
  • Experience with lab debugging tools (debugger, logic analyzer, scope)
  • Good Knowledge in any of the storage protocol - eMMC/USB/NVMe protocol
  • Good Knowledge in any of the Electrical validation of the storage protocol - eMMC/USB/SD/SDIO/PCIE
  • Good Knowledge and hands on experience in scripting in C, Python language
  • Good Knowledge and deep hands on experience in Failure Analysis to understand the Test and FW/Memory features
  • Good knowledge in Test application development and performance measurement tool, etc.
Job Responsibility
Job Responsibility
  • Validation of DDR, PCIe/SD memory product with Host platforms from different OEM/Chipset vendors
  • Failure Analysis of the issues to root cause whether it is the test issue or product issue
  • Understand the architecture and design. Come up with validation plan and execute to completion
  • Understanding the test scenarios and converting them into test cases
  • Develop Validation firmware using C/C++ in multiple environments using latest standards: FPGA, Simulator, for flash products
  • perform tasks including SOC bring-up
  • features validation
  • ASIC and storage drive debugging
  • Compliance and interoperability procedures
  • Fulltime
Read More
Arrow Right
New

Senior Technologist, ASIC Development Engineering

Are you ready to push the boundaries of what's possible in technology? Join the ...
Location
Location
India , Bengaluru
Salary
Salary:
Not provided
sandisk.com Logo
Sandisk
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelor’s or master’s degree in electrical engineering, Computer Engineering, or a related field
  • Proven experience in ASIC RTL design, with a strong grasp of Verilog/System Verilog
  • Proficiency in leveraging AI tools, including GitHub Copilot, for design and development
  • Strong problem-solving skills and the ability to thrive in a dynamic environment
  • Excellent communication and teamwork abilities
Job Responsibility
Job Responsibility
  • Innovate, implement, and verify RTL code for complex ASICs
  • Own a subsystem / multiple subsystems and grow on the path to be an ASIC lead
  • Utilize advanced AI-driven tools, including GitHub Copilot, to streamline the design process
  • Collaborate with hardware and software teams for seamless integration
  • Lead design reviews and provide mentorship to junior engineers
  • Stay abreast of the latest industry trends and emerging technologies in AI and ASIC design
  • Fulltime
Read More
Arrow Right

Technologist, ASIC Development Engineering

Are you ready to push the boundaries of what's possible in technology? Join the ...
Location
Location
India , Bengaluru
Salary
Salary:
Not provided
sandisk.com Logo
Sandisk
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelor’s or master’s degree in electrical engineering, Computer Engineering, or a related field with 14-18 years of experience
  • Proven experience in ASIC RTL design, with a strong grasp of Verilog/System Verilog
  • Strong understanding of SoC architecture, AMBA protocols (AXI/AHB/APB), interconnects and peripherals for debug
  • Prior knowledge of Power Intent format (UPF) and Timing Constraints (SDC) is a must
  • Proficiency in scripting languages (e.g., Python, TCL) for automation
  • Hands-on with EDA tools (simulation, lint, CDC, synthesis, formal verification)
  • Strong problem-solving skills and the ability to thrive in a dynamic environment
  • Excellent communication and teamwork abilities
Job Responsibility
Job Responsibility
  • Innovate, implement, and verify RTL code for complex ASICs
  • Own SoC subsystems related to CPU complex, DDR, Host, Flash, Debug, Clocks, resets, Power domains etc. for top of the line flash controllers
  • Ensure robust design methodologies including Lint, CDC, RDC, CLP and FC-Elab
  • Utilize advanced AI-driven tools, including GitHub Copilot, to streamline the design process
  • Collaborate with DFT, PD, Hardware and Firmware teams for delivering the most optimal solution
  • Lead design reviews and provide mentorship to junior engineers
  • Work along side with the SoC Managers and SoC Leads to deliver best-in-class solution
  • Stay abreast of the latest industry trends and emerging technologies in AI and ASIC design
  • Fulltime
Read More
Arrow Right

Technologist, ASIC Development Engineering (Design Lead - High-speed IO)

Will be part of team responsible for IO and high speed interface solutions for n...
Location
Location
India , Bengaluru
Salary
Salary:
Not provided
sandisk.com Logo
Sandisk
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelors/Masters degree in Electronics & Telecommunication/Electrical engineering
  • Working experience (10+ years) in IO including 3-5 years as project leaders
  • Should have architected and lead high speed interface design solutions from specification through Silicon debug and characterization
  • Should have hands-on experience in TX and RX design architectures for high speed applications such as DDR4/DDR5/HBM/UCIe along with timing budget analysis
  • Should be experienced in high speed design architectures such as SERDES, Equalization schemes
  • Should have hands-on experience in IPs such as SSTL, LVDS, I2C, POD IOs, PVT calibration, HV tolerant and Fail-safe IOs, Crystal oscillator etc
  • Should have extensive experience in ESD circuits design, Associated ESD guidelines and recommendations in different process nodes, IO and SOC level ESD review and signoff
  • Experience in full custom high speed data path design such as DDR/HBM/UCIe PHY will be of advantage
  • Conversant with tools such as Cadence Virtuoso/Synopsys custom compiler/Hspice/Spectre/Finesim including statistical simulation methodologies
  • Experience in Mixed-mode simulation and analog/digital co-simulation will be of added advantage
Job Responsibility
Job Responsibility
  • Will be part of team responsible for IO and high speed interface solutions for next generation SOCs in advanced CMOS technology nodes
  • Will architect IO and high speed interface solutions for SanDisk ASIC controllers
  • Will interact with cross-functional teams to define requirements/specs, conceive the optimal solution by evaluating architectures, drive implementation, closely work with layout designers in guiding and reviewing the layouts, ensure timely and high-quality deliverables, extend SOC integration support and review and provide support for post-TapeOut activities such as Silicon characterization
  • Provide good technical leadership in problem solving, planning and mentoring junior engineers
  • Propose innovative design solutions and design methodologies
  • Help in building a team and developing processes
  • Fulltime
Read More
Arrow Right

Technologist, ASIC Development Engineering

We are looking for a highly skilled and experienced individual for SoC PD lead p...
Location
Location
India , Bengaluru
Salary
Salary:
Not provided
sandisk.com Logo
Sandisk
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelor’s or master’s degree in electrical engineering, Computer Engineering, or a related field
  • A minimum of 13 to 15 years of experience in leading RTL to GDSII implementation effort across various SoCs
  • Proven ability in technically leading a small/medium-sized team for executing projects preferred
  • Hands-on experience on the entire PD Flow from RTL to GDSII
  • Should have a good understanding of Floor planning, Power Planning, Placement & Optimization, CTS, Routing, Design Convergence, and Sign-off with in-depth expertise in at least one of these domains
  • Working knowledge about OCV, MM/MC optimization and multi-power designs (Level shifters, Isolation cells, etc)
  • Exposure to static timing analysis fixes including automated ECO generation
  • Strong in areas on CTS, Power, Bump planning, Floorplan
  • Experience with tools (e.g., Synopsys FusionCompiler, PrimeTime, Cadence Innovus, Constraints Manager, Redhawk, Calibre etc.) and methodologies
  • Library preparation in any environment (Synopsys, Cadence, etc)
Job Responsibility
Job Responsibility
  • To be responsible for leading RTL-to-GDSII SoC implementation effort
  • To collaborate with cross-functional teams, including Design, Verification, Analog, DFT, SIPI etc
  • To develop and guide the team members in their work, enhancing their technical capabilities and increasing productivity
  • To ensure process compliance during project execution and enable / participate in technical discussions/reviews
  • To prepare and submit status reports for minimizing exposure and risks on the project or closure of escalations
  • Stay abreast of industry trends and emerging technologies in related fields, and incorporate best practices into the team’s workflow
  • Foster a culture of innovation, collaboration, and continuous improvement
  • Fulltime
Read More
Arrow Right

Technologist, ASIC Development Engineering

We are looking for a highly skilled and experienced individual for SoC PD lead p...
Location
Location
India , Bengaluru
Salary
Salary:
Not provided
sandisk.com Logo
Sandisk
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelor’s or master’s degree in electrical engineering, Computer Engineering, or a related field
  • A minimum of 13 to 15 years of experience in leading RTL to GDSII implementation effort across various SoCs
  • Proven ability in technically leading a small/medium-sized team for executing projects preferred
  • Hands-on experience on the entire PD Flow from RTL to GDSII
  • Should have a good understanding of Floor planning, Power Planning, Placement & Optimization, CTS, Routing, Design Convergence, and Sign-off with in-depth expertise in at least one of these domains
  • Working knowledge about OCV, MM/MC optimization and multi-power designs (Level shifters, Isolation cells, etc)
  • Exposure to static timing analysis fixes including automated ECO generation
  • Strong in areas on CTS, Power, Bump planning, Floorplan
  • Experience with tools (e.g., Synopsys FusionCompiler, PrimeTime, Cadence Innovus, Constraints Manager, Redhawk, Calibre etc.) and methodologies
  • Library preparation in any environment (Synopsys, Cadence, etc)
Job Responsibility
Job Responsibility
  • To be responsible for leading RTL-to-GDSII SoC implementation effort
  • To collaborate with cross-functional teams, including Design, Verification, Analog, DFT, SIPI etc
  • To develop and guide the team members in their work, enhancing their technical capabilities and increasing productivity
  • To ensure process compliance during project execution and enable / participate in technical discussions/reviews
  • To prepare and submit status reports for minimizing exposure and risks on the project or closure of escalations
  • Stay abreast of industry trends and emerging technologies in related fields, and incorporate best practices into the team’s workflow
  • Foster a culture of innovation, collaboration, and continuous improvement
  • Fulltime
Read More
Arrow Right

Technologist, ASIC Development Engineering (PD Methodology & CAD Flow Architect/Lead)

Sandisk’s ASIC team builds state-of-the-art memory controllers that power world-...
Location
Location
India , Bengaluru
Salary
Salary:
Not provided
sandisk.com Logo
Sandisk
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • 10+ years of experience in Physical Design, PD Methodology, or CAD for advanced ASICs
  • Deep, hands-on understanding of complete PD flow, including: Synthesis, Logical Equivalence Checking (LEC), DFT insertion and integration, Place & Route, Static Timing Analysis (STA), Physical Verification, EM/IR analysis
  • Strong grasp of inter-dependencies across the PD flow and their impact on design convergence and PPA
  • Proven experience architecting PD methodologies and flows for complex SoCs or IPs on advanced nodes
  • M.Tech in VLSI Design or a related field (or equivalent industry experience)
  • Proficiency in scripting and automation using TCL, Perl, and/or Python
  • Experience working in multi-project, high-complexity environments with tight schedules
Job Responsibility
Job Responsibility
  • Lead and mentor the PD Methodology/CAD team to deliver scalable, production-ready flows and innovative solutions across multiple programs
  • Design and architect end-to-end PD methodologies (RTL to GDS) for advanced technology nodes, ensuring correctness, robustness, and scalability
  • Drive continuous improvement in PPA (Power, Performance, Area) and turnaround time through flow optimization, automation, and best practices
  • Work closely with foundry partners to understand node-specific challenges (design rules, variability, EM/IR, signoff requirements) and develop correct-by-construction solutions
  • Collaborate with IP teams, RTL design, DFT, and signoff teams to address cross-domain optimization challenges and enable smooth design convergence
  • Develop “shift-left” and “push-up” methodologies to detect and resolve issues early in the design cycle, improving predictability and schedules
  • Deliver high-quality, signoff-clean flows with strong emphasis on reliability, yield, and manufacturability
  • Leverage AI/ML techniques to improve quality, debug efficiency, predict design issues, and enhance overall productivity
  • Foster a culture of technical excellence and innovation, encouraging the team to develop novel solutions for next-generation challenges
  • Fulltime
Read More
Arrow Right