This list contains only the countries for which job offers have been published in the selected language (e.g., in the French version, only job offers written in French are displayed, and in the English version, only those in English).
Will be part of team responsible for IO and high speed interface solutions for next generation SOCs in advanced CMOS technology nodes. Will architect IO and high speed interface solutions for SanDisk ASIC controllers. Will interact with cross-functional teams to define requirements/specs, conceive the optimal solution by evaluating architectures, drive implementation, closely work with layout designers in guiding and reviewing the layouts, ensure timely and high-quality deliverables, extend SOC integration support and review and provide support for post-TapeOut activities such as Silicon characterization . Provide good technical leadership in problem solving, planning and mentoring junior engineers. Propose innovative design solutions and design methodologies. Help in building a team and developing processes.
Job Responsibility:
Will be part of team responsible for IO and high speed interface solutions for next generation SOCs in advanced CMOS technology nodes
Will architect IO and high speed interface solutions for SanDisk ASIC controllers
Will interact with cross-functional teams to define requirements/specs, conceive the optimal solution by evaluating architectures, drive implementation, closely work with layout designers in guiding and reviewing the layouts, ensure timely and high-quality deliverables, extend SOC integration support and review and provide support for post-TapeOut activities such as Silicon characterization
Provide good technical leadership in problem solving, planning and mentoring junior engineers
Propose innovative design solutions and design methodologies
Help in building a team and developing processes
Requirements:
Bachelors/Masters degree in Electronics & Telecommunication/Electrical engineering
Working experience (10+ years) in IO including 3-5 years as project leaders
Should have architected and lead high speed interface design solutions from specification through Silicon debug and characterization
Should have hands-on experience in TX and RX design architectures for high speed applications such as DDR4/DDR5/HBM/UCIe along with timing budget analysis
Should be experienced in high speed design architectures such as SERDES, Equalization schemes
Should have hands-on experience in IPs such as SSTL, LVDS, I2C, POD IOs, PVT calibration, HV tolerant and Fail-safe IOs, Crystal oscillator etc
Should have extensive experience in ESD circuits design, Associated ESD guidelines and recommendations in different process nodes, IO and SOC level ESD review and signoff
Experience in full custom high speed data path design such as DDR/HBM/UCIe PHY will be of advantage
Conversant with tools such as Cadence Virtuoso/Synopsys custom compiler/Hspice/Spectre/Finesim including statistical simulation methodologies
Experience in Mixed-mode simulation and analog/digital co-simulation will be of added advantage
Experience in creating EDA model such as Verilog model, Liberty etc will be of added advantage
Should have deep understanding and working knowledge of CMOS process including FINFET technologies such as 16nm and the associated DSM issues
Very analytical in nature and able to work in a multi-disciplinary environment
Creative, out-of-the-box thinker with a high level of personal involvement
Strong theoretical background with a pragmatic approach
Good verbal and written communication skills and experience working with different geographies
Good mentoring, documentation and presentation skills
Nice to have:
Experience in full custom high speed data path design such as DDR/HBM/UCIe PHY
Experience in Mixed-mode simulation and analog/digital co-simulation
Experience in creating EDA model such as Verilog model, Liberty etc