CrawlJobs Logo

Subsystems Architect - Engineer

bombardier.com Logo

Bombardier

Location Icon

Location:
United States , Wichita

Category Icon

Job Type Icon

Contract Type:
Not provided

Salary Icon

Salary:

Not provided

Job Description:

At Bombardier, we design, build and maintain the world’s peak-performing aircraft for the world’s most discerning people and businesses, governments and militaries. We have been successful in setting the highest standards by putting our people at the heart of it all, and defining excellence, together. Working at Bombardier means operating at the highest level. Every day, you are part of a team that delivers superior experiences and products, pushing the boundaries of what's possible in our industry and beyond. By prioritizing employee growth and development, we empower everyone to reach their full potential on their own terms, because the best work happens when you are free to be yourself and share your unique expertise.

Job Responsibility:

  • Work with customers, sales, program managers and systems engineers to translate high level customer requirements into specific and detailed platform and product requirements
  • Develop functional requirements and interfaces for the mission management system and integration of the sensing and communication sub-systems
  • Own the mission system architecture from designing roadmaps, performing trade studies, developing Concept of Operations, elaborating requirements and interfaces throughout the life-cycle of the program
  • Lead the architecture through design phase milestones including Critical Design Reviews and Critical Integration Reviews
  • Conduct solution tradeoff studies that lead to the definition of the product
  • Communicate architectures and configurations across engineering disciplines
  • Define the Validation & Verification activities from concept to execution including the associated documentation
  • Develop Specifications for and integrate potential suppliers/vendors solutions
  • Engage in new business pursuits including white papers and proposals
  • Develop data-based observations and recommendations that will be presented to senior leadership
  • Participate in the development of our Digital and Systems Engineering Strategy and Implementation
  • Apply Modular Open System Approach (MOSA) concepts

Requirements:

  • More than 10 years of relevant experience in Mission Management Systems development, Command & Control Communications and Sensor, integration and certification
  • Strong knowledge of complex systems development process methodologies and associated practices (ex: ARP4754, ARP4761)
  • Familiarity with NATO Standardization Agreement STANAG 4671 and 4586
  • Open minded, curious, rigorous and methodical
  • Strive for harmonious cohesive teamwork and support knowledge sharing amongst team members
  • Excellent analytical and problem-solving skills with a holistic view
  • Strong communication skills and can easily tailor your communication to suit the audience
  • Possess a university degree in Electrical, Aerospace or Mechanical Engineering
  • Solid understanding of aircraft systems, system development, industry specific certification processes

Nice to have:

  • Self-starter with a disciplined approach to managing complex projects independently
  • Proficiency in Microsoft Office and data visualization tools
What we offer:
  • Insurance plans (Dental, medical, life insurance, disability, and more)
  • Competitive base salary
  • Retirement savings plan
  • Employee Assistance Program
  • Tele Health Program

Additional Information:

Job Posted:
January 11, 2026

Employment Type:
Fulltime
Work Type:
Hybrid work
Job Link Share:

Looking for more opportunities? Search for other job offers that match your skills and interests.

Briefcase Icon

Similar Jobs for Subsystems Architect - Engineer

ASIC Engineer

Designs, analyzes, develops, modifies and evaluates VLSI components and hardware...
Location
Location
India , Bangalore
Salary
Salary:
Not provided
https://www.hpe.com/ Logo
Hewlett Packard Enterprise
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • 3+ years of ASIC design experience
  • Strong Verilog RTL coding skills
  • Knowledge of Synopsys Design Compiler, Verplex LEC, and Spyglass is desirable
  • Experience designing ASICs for networking protocols (Ethernet, FCoE) is a plus
  • Knowledge of high performance memory subsystems
  • Knowledge of multi-domain clock synchronization and high-speed serial interfaces
  • Strong problem solving and ASIC debugging skills
  • Excellent written and verbal communications skills
  • MSEE or BSEE is required
Job Responsibility
Job Responsibility
  • Define and architect high-performance blocks for the latest, most advanced networking ASICs
  • Perform micro-architecture and logic design to deliver maximum throughput, while using minimum power
  • Collaborate with the verification team in the development of the test plan and assist in debugging test failures
  • Collaborate with the physical design team to develop timing constraints, analyze timing violations, and perform timing fixes
What we offer
What we offer
  • Health & Wellbeing
  • Personal & Professional Development
  • Unconditional Inclusion
  • Fulltime
Read More
Arrow Right

Senior Analog Mixed-Signal Design Engineer

We are looking for an experienced and highly driven Senior Analog Mixed-Signal D...
Location
Location
France , Paris; Caen; Grenoble
Salary
Salary:
Not provided
scalinx.com Logo
SCALINX
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Proven track record of architecting, designing, and bringing to production multiple complex analog/mixed-signal ICs in advanced CMOS technologies
  • Deep expertise in high-speed, low-noise, and high-linearity analog circuit design
  • Strong technical leadership with a clear ownership mindset and accountability for deliverables
  • Excellent analytical, problem-solving, and debugging skills
  • Ability to mentor junior engineers and elevate overall team technical capability
  • Master's or PhD degree in Electrical Engineering or a related field, with a strong focus on analog/mixed-signal IC design
  • 10+ years of hands-on experience in analog/mixed-signal IC design in deep submicron CMOS technologies
  • Strong foundation in analog fundamentals including device physics, noise analysis, linearity, stability, mismatch, yield, and reliability
  • Extensive experience with transistor-level circuit design and simulation tools within the Cadence design suite (e.g., Virtuoso, Spectre), including corner and statistical verification methodologies
  • Proven experience designing high-performance blocks such as data converters, clocking circuits (PLLs/DLLs), high-speed interfaces, or precision analog front-ends
Job Responsibility
Job Responsibility
  • Lead the architecture definition and transistor-level design of high-performance analog and mixed-signal blocks including ADCs, DACs, PLLs, LDOs, bandgaps, amplifiers, comparators, clocking circuits, and complete data converter subsystems
  • Partner with system engineers and architects to translate system-level requirements into detailed circuit specifications and robust design implementations
  • Perform comprehensive transistor-level simulations and verification
  • Drive top-level integration of analog and mixed-signal subsystems
  • Collaborate closely with layout engineers to ensure optimal floorplanning, symmetry, matching, shielding, and parasitic-aware design techniques
  • Conduct post-layout simulations
  • Support silicon bring-up, lab validation, characterization, and root-cause debugging
  • Analyze silicon measurement results, ensure correlation with simulations
  • Contribute to and lead technical design reviews, risk assessments, and comprehensive documentation
  • Collaborate cross-functionally with digital design, verification, product engineering, and test teams
  • Fulltime
Read More
Arrow Right

Senior Digital Design Engineer

As a Senior Digital Design Engineer within the ERA RF Technologies engineering t...
Location
Location
Salary
Salary:
Not provided
ERA RF Technologies
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • BSEE or MSEE Degree in Electrical Engineering with an emphasis in digital design or communication theory
  • BSEE+10 years or MSEE+8 years of digital design experience
  • In-depth understanding of analytical/mathematical modeling of communication links, ELINT/SIGINT subsystems and related technologies
  • In-depth expertise on VHDL & Verilog Hardware Description Languages
  • Knowledge of RF transceiver architectures and RF-to-Bits comprehension
  • Proficiency on digital communication systems such as modulation, coding, multiple access methodologies and spread spectrum techniques (DSSS, FHSS)
  • Proficiency in written and spoken English
  • Ability to learn and apply new information quickly on solution proposals
  • Ability to embrace technological changes and resultant agile workflows
  • Ability to adapt to multi-disciplinary projects and cross-functional team structures
Job Responsibility
Job Responsibility
  • Contribute to defining and identifying system-level specifications, assessing architectural limitations, and engineering constraints
  • Collaborate with system architects, RF engineers, DSP/algorithm design engineers to understand design requirements and ensure seamless integration of subsystems
  • Characterization and analysis of system architectures
  • Conceptual design from requirement analysis
  • Modelling and simulation of digital design blocks
  • Design, analyze, integration, test and document digital design blocks that meet the reliability objectives, engineering methodologies and guidelines set by avionic, military and spaceborne standards
  • Participate in the requirements analysis phase to determine design feasibility within time, cost, power, and other additional constraints (size, weight, reliability)
  • Recommend enhancements, improvements, innovations, shortcuts and cost savings to the existing technology and design methodology, and propose the development of effective solutions and prototypes, if/when required
Read More
Arrow Right

Senior DSP/Algorithm Design Engineer

As a Senior DSP/Algorithm Design Engineer within the ERA RF Technologies enginee...
Location
Location
Salary
Salary:
Not provided
ERA RF Technologies
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • BSEE or MSEE Degree in Electrical Engineering with an emphasis in digital signal processing or communication theory
  • BSEE+10 years or MSEE+8 years of DSP/Algorithm design
  • In-depth understanding of analytical/mathematical modeling of communication links, ELINT/SIGINT subsystems and related technologies
  • In-depth expertise on communication theory & signal processing related algorithms design (such as multiple access methods, frequency and timing recovery, signal estimation and detection, spread spectrum techniques, adaptive gain control, interference detection and cancellation, RF impairment estimation and correction, channel estimation, equalization, coding theory, etc.)
  • Experience with modeling and validation of digital signal processing algorithms in Matlab/Simulink environment
  • Knowledge of RF transceiver architectures and RF-to-Bits comprehension
  • Proficiency in written and spoken English
  • Ability to learn and apply new information quickly on solution proposals
  • Ability to embrace technological changes and resultant agile workflows
  • Ability to adapt to multi-disciplinary projects and cross-functional team structures
Job Responsibility
Job Responsibility
  • Contribute to defining and identifying system-level specifications, assessing architectural limitations, and engineering constraints
  • Collaborate with system architects, RF engineers, digital design engineers to understand design requirements and ensure seamless integration of subsystems
  • Characterization and analysis of system architectures
  • Conceptual design from requirement analysis
  • Modelling and simulation of DSP signal chains
  • Performance validation of designed DSP blocks
  • Optimization of designed algorithms to meet hardware (FPGA/ASIC/Transceiver etc.) limitations
  • Adaptation of the algorithms into fixed-point and cycle exact designs for HDL implementations
  • Support digital design engineering team on VHDL coding, implementation and validation phases
  • Improve existing algorithms based on information and data collected from field operation on integrated platforms
Read More
Arrow Right

Silicon Architect

Reality Labs (RL) focuses on delivering Meta's vision through AI-first devices t...
Location
Location
United States , Sunnyvale
Salary
Salary:
146000.00 - 209000.00 USD / Year
meta.com Logo
Meta
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelor's degree in Computer Science, Computer Engineering, relevant technical field, or equivalent practical experience
  • 5+ years of experience integrating SoCs or complex IP-based subsystems as a Silicon Architect or Digital Design Engineer
  • Experience in evaluating trade-offs such as speed, performance, power, area
  • Experience in employing scientific methods to debug, diagnose and drive the resolution of cross-disciplinary design issues
  • Hands-on experience in digital design, logic simulation, and performance analysis
Job Responsibility
Job Responsibility
  • Architecture definition and specification for improvements to the SoC chassis architecture
  • Specification for feature improvements to our chassis generators
  • Work cross-functionally with SoC and IP architecture, performance/power modeling, logic design and verification, physical implementation, firmware, CAD, and prototyping teams
  • Work effectively as an individual and in a multidisciplinary multi-site team
What we offer
What we offer
  • bonus
  • equity
  • benefits
Read More
Arrow Right

Staff Data Engineer

We’re looking for a Staff Data Engineer to own the design, scalability, and reli...
Location
Location
United States , San Jose
Salary
Salary:
150000.00 - 250000.00 USD / Year
figure.ai Logo
Figure
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Experience owning or architecting large-scale data platforms — ideally in EV, autonomous driving, or robotics fleet environments, where telemetry, sensor data, and system metrics are core to product decisions
  • Deep expertise in data engineering and architecture (data modeling, ETL orchestration, schema design, transformation frameworks)
  • Strong foundation in Python, SQL, and modern data stacks (dbt, Airflow, Kafka, Spark, BigQuery, ClickHouse, or Snowflake)
  • Experience building data quality, validation, and observability systems to detect regressions, schema drift, and missing data
  • Excellent communication skills — able to understand technical needs from domain experts (controls, perception, operations) and translate complex data patterns into clear, actionable insights for engineers and leadership
  • First-principles understanding of electrical and mechanical systems, including motors, actuators, encoders, and control loops
Job Responsibility
Job Responsibility
  • Architect and evolve Figure’s end-to-end platform data pipeline — from robot telemetry ingestion to warehouse transformation and visualization
  • Improve and maintain existing ETL/ELT pipelines for scalability, reliability, and observability
  • Detect and mitigate data regressions, schema drift, and missing data via validation and anomaly-detection frameworks
  • Identify and close gaps in data coverage, ensuring high-fidelity metrics coverage across releases and subsystems
  • Define the tech stack and architecture for the next generation of our data warehouse, transformation framework, and monitoring layer
  • Collaborate with robotics domain experts (controls, perception, Guardian, fall-prevention) to turn raw telemetry into structured metrics that drive engineering/business decisions
  • Partner with fleet management, operators, and leadership to design and communicate fleet-level KPIs, trends, and regressions in clear, actionable ways
  • Enable self-service access to clean, documented datasets for engineers
  • Develop tools and interfaces that make fleet data accessible and explorable for engineers without deep data backgrounds
  • Fulltime
Read More
Arrow Right

Asic Engineer

This role involves designing, analyzing, and developing ASIC hardware systems as...
Location
Location
India , Bangalore
Salary
Salary:
Not provided
https://www.hpe.com/ Logo
Hewlett Packard Enterprise
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • 7+ years of ASIC design experience
  • Strong Verilog RTL coding skills
  • Knowledge of Synopsys Design Compiler, Verplex LEC, and Spyglass is desirable
  • Experience designing ASICs for networking protocols (Ethernet, FCoE) is a plus
  • Knowledge of high performance memory subsystems
  • Knowledge of multi-domain clock synchronization and high-speed serial interfaces
  • Strong problem solving and ASIC debugging skills
  • Excellent written and verbal communications skills
  • MSEE or BSEE is required
Job Responsibility
Job Responsibility
  • Define and architect high-performance blocks for the latest, most advanced networking ASICs
  • Perform micro-architecture and logic design to deliver maximum throughput, while using minimum power
  • Collaborate with the verification team in the development of the testplan and assist in debugging test failures
  • Collaborate with the physical design team to develop timing constraints, analyze timing violations, and perform timing fixes
What we offer
What we offer
  • Comprehensive suite of benefits for physical, financial, and emotional wellbeing
  • Specific programs for career development
  • Open communications, empowerment, innovation, teamwork, and customer success culture
  • Pay for performance culture
  • Fulltime
Read More
Arrow Right

Ar Subsystem Architect Lead

As a Subsystem Architect at Reality Labs Silicon team, you will lead subsystem l...
Location
Location
United States , Sunnyvale
Salary
Salary:
178000.00 - 250000.00 USD / Year
meta.com Logo
Meta
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelor's degree in Computer Science, Computer Engineering, relevant technical field, or equivalent practical experience
  • 8+ years of product experience in electrical engineering, computer engineering, or equivalent
  • 5+ years of experience with system architecture across FW, SW, silicon, and thermal engineering
  • 3+ years of experience working in memory management (cache, DRAM, allocation strategies, etc.) and analyzing its impact on overall system performance
  • 3+ years of experience modeling subsystem power and performance, and using those models to inform in tradeoff analysis against key architectural decisions (e.g. battery life, thermals, silicon roadmaps, power load profiles)
  • 2+ years of experience with C/C++ and Python, including code review and design principles
  • Expertise creating system models to analyze system compute, latency, and communication interface bandwidths
Job Responsibility
Job Responsibility
  • Own subsystem KPI requirement, deliver subsystem architecture specifications and drive cross-functional workstream prioritization
  • Define subsystem power consumption modeling, use-case data flow, and latency analysis
  • Drive accelerator subsystem architecture decisions while effectively navigating through ambiguity
  • Work with product management and engineering teams across HW, SW, and FW to understand E2E technical stack while determining system feature sets
  • Communicate technology and product strategy effectively to both internal and external stakeholders
  • Help define long-term technology roadmap and guide management and partner teams on technology investments
What we offer
What we offer
  • bonus
  • equity
  • benefits
Read More
Arrow Right