CrawlJobs Logo

Staff Silicon Design Engineer

AMD

Location Icon

Location:
Malaysia, Penang

Category Icon
Category:
IT - Software Development

Job Type Icon

Contract Type:
Not provided

Salary Icon

Salary:

Not provided

Job Description:

Push Boundaries, Deliver Innovation and Change the World! In this role you will be given an opportunity to work on the next generation technology that will be part of future AMD Microprocessors powering Gaming Consoles, Servers and Personal Computers as well as Graphics Cards and VR sets. This team also is responsible for the Design and Verification of several critical as well as the integration to other subsystems and SOC. The Design and Design Verification groups within this team are also responsible for developing a balanced architecture between power consumption and performance, delivering high complexity RTL code and creating advanced testbenches using cutting edge verification techniques.

Job Responsibility:

  • Apply current functional verification techniques to perform and improve pre-silicon IP verification quality and product Time to Market for ASIC/SOC design
  • Technically involve in the porting/creation of the DV environment for the new design, block and IP level test plan creation and implementation, coverage analysis, and regression cleanup
  • Work independently on various DV tasks and providing technical guidance to the DV team, or even lead a big DV task inside team or cross team

Requirements:

  • Strong analytical and problem solving skills with a pronounced attention to detail
  • Strong communication, mentoring and leadership skills
  • Skilled at driving team and tasks from start to completion with superior quality
  • Can work well with cross functional teams
  • Good understanding on ASIC/SOC design verification flow with SV/UVM/Formal Verification
  • Good experiences with simulation model creation and testbench build (better with UVM)
  • Good logical thinking and expression
  • Good cooperation cross teams
  • Good verbal and written communication skills in English
  • Bachelors or Masters degree in Computer Engineering/Electrical and Electronics Engineering

Nice to have:

  • X86/ARM/8051 architecture
  • AMBA(AXI/AHB/APB) bus
  • PCIe protocol
  • f/w writing and debug experience
  • experience to co-work with f/w team for f/w sequence define in embedded design
  • good at some script language, such as Perl, python
  • some database experience (for IP technical info maintain)
  • over 5 years’ experience focusing on SV assertion/coverage/formal verification

Additional Information:

Job Posted:
December 17, 2025

Work Type:
Hybrid work
Job Link Share:

Looking for more opportunities? Search for other job offers that match your skills and interests.

Briefcase Icon

Similar Jobs for Staff Silicon Design Engineer

New

Silicon Design Engineer

Be part of AMD IO IP team, joining IP design work on host controller IP for the ...
Location
Location
Taiwan , Hsinchu; Taipei
Salary
Salary:
Not provided
AMD
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Expert in Static Timing Analysis, familiar with DC, PT, GCA, and commands, worked in timing closure tasks with high clock frequency
  • Expert in Verilog RTL design on large-scale digital IP
  • Good English communication, presentation, and documentation
  • Work is performed with limited supervision. Strong sense of task scheduling and delivering on time as predetermined milestones committed to the manager
  • Can solve complex, novel, and non-recurring problems
  • Major in EE, CS or related, Master Degree or Bachelor with solid working experiences
Job Responsibility
Job Responsibility
  • Takes part in host controller development based on architectural requirements for next-generation IO
  • Works on STA tasks such as defining clock architecture, creating SDC and exceptions, and analyzing timing reports
  • Works on RTL code development for IP blocks in Verilog HDL to ensure functionality is correct and reusable for multiple product lines
  • Deals with complex problems in both STA and RTL
  • Makes technical decisions
  • Coaches and mentors junior staff
Read More
Arrow Right
New

Sr. Silicon Design Engineer

As a member of the AMD IO IP verification team, the candidate participates in IP...
Location
Location
Taiwan , Hsinchu/Taipei
Salary
Salary:
Not provided
AMD
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Deep understanding of ASIC/SOC design flow
  • Excellent knowledge of design verification methodology, such as UVM and FPV
  • Solid experience with simulation model creation and the testbench build
  • Strong RTL coding with Verilog
  • Strong C/C++ software development experiences
  • Be good at scripting languages, such as Perl, C shell, and Makefile
  • Engineering working experiences with Master or Bachelor Degree, major in EE, CS or related
  • Good verbal and written communication skills in both Chinese and English
Job Responsibility
Job Responsibility
  • Participates in IP verification work on host controller IP for the next generation of leading-edge high-speed IO
  • Establishes and maintains AMD's high-speed IO technological leadership position
  • Work with team members and apply current functional verification techniques to perform and improve pre-silicon verification quality and product Time to Market for ASIC/SOC projects
  • Technical leadership on multiple products or product lines, coaching and mentoring less experienced staff, and influencing others as a strong technical leader
Read More
Arrow Right
New

Staff Engineer - ASIC Development Engineering (DFT)

We are seeking a highly skilled Staff Engineer specializing in ASIC Development ...
Location
Location
India , Bangalore
Salary
Salary:
Not provided
sandisk.com Logo
Sandisk
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Master's degree in Electrical Engineering, Computer Engineering, or a related field
  • 7+ years of experience in ASIC development with a strong focus on DFT
  • Advanced knowledge of ASIC design and development processes
  • Expertise in Design for Testability (DFT) methodologies and techniques
  • Strong programming skills in languages such as Verilog, VHDL, and C++
  • Proficiency in using EDA tools for ASIC design, verification, and testing
  • In-depth understanding of semiconductor manufacturing processes
  • Experience with advanced DFT techniques, including BIST and ATPG
  • Knowledge of low-power design techniques
  • Familiarity with industry standards such as IEEE 1149.1 and IEEE 1500
Job Responsibility
Job Responsibility
  • Lead the development and implementation of DFT architectures for complex ASIC designs
  • Collaborate with cross-functional teams to integrate DFT solutions into the overall ASIC design flow
  • Develop and optimize test patterns using Automatic Test Pattern Generation (ATPG) tools
  • Implement Built-In Self-Test (BIST) solutions for various ASIC components
  • Analyze and improve test coverage, fault coverage, and test time for ASIC designs
  • Troubleshoot and debug DFT-related issues during the design and post-silicon phases
  • Stay current with industry trends and emerging DFT technologies
  • Mentor junior engineers and contribute to the development of best practices and methodologies
  • Participate in design reviews and provide technical guidance to ensure DFT requirements are met
  • Collaborate with external partners and vendors to evaluate and integrate new DFT tools and technologies
  • Fulltime
Read More
Arrow Right

Asic Engineer Sr Staff

Hewlett Packard Enterprise is seeking a seasoned Design-for-Test (DFT) Engineer ...
Location
Location
United States , San Jose
Salary
Salary:
148000.00 - 340500.00 USD / Year
https://www.hpe.com/ Logo
Hewlett Packard Enterprise
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • 10+ years of hands-on DFT experience in ASIC design, preferably in networking or high-speed digital domains
  • deep understanding of fault models: stuck-at, transition, path-delay
  • expertise in scan compression, ATPG, and MBIST architecture
  • experience with Siemens Tessent tools: SSN, JTAG, IJTAG, MBIST, and memory repair
  • proficiency with Synopsys tools: DFT Compiler, DFTMAX, Tetramax, Design Compiler
  • simulation experience with Synopsys VCS and Cadence NC-Verilog
  • timing analysis using PrimeTime and Cadence Tempus
  • able to define test constraints and review STA reports to ensure timing closure in test modes
  • debugging with waveform tools such as Novas and SimVision
  • familiarity with ATE pattern formats (STIL, WGL) and JTAG SVF
Job Responsibility
Job Responsibility
  • define and implement DFT architecture for high-performance networking ASICs at 3nm and beyond
  • collaborate with RTL and physical design teams to integrate scan, compression, boundary scan, and MBIST features
  • develop and validate ATPG patterns for stuck-at, transition, and path-delay fault models
  • analyze and resolve DFT-related issues including ATPG DRC violations, simulation mismatches, and timing violations
  • apply test constraints and perform STA analysis to ensure timing closure in test modes
  • support silicon bring-up and ATE pattern validation using industry-standard formats (STIL, WGL, SVF)
  • conduct silicon failure analysis and contribute to system-level debug and yield improvement
  • automate DFT flows and analysis using scripting languages such as Perl and Tcl.
What we offer
What we offer
  • health & wellbeing
  • personal & professional development
  • unconditional inclusion
  • competitive compensation, benefits, and career growth opportunities.
  • Fulltime
Read More
Arrow Right

Staff Power Electronics Engineer

Archer is an aerospace company based in San Jose, California building an all-ele...
Location
Location
United States , San Jose
Salary
Salary:
163200.00 - 200000.00 USD / Year
archer.com Logo
Archer Aviation
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • BS Degree in Electrical Engineering with 10+ years or MS with 8+ years of experience in related fields
  • Sound knowledge and hands-on experience in traditional and modern power electronic technologies
  • Low power and high power DC-DC topologies, gate driver, modulation techniques and control theories
  • Inverter technology for variable speed motor drive, including topologies and PWM techniques
  • Familiarity with both wide-band-gap and silicon power semiconductor devices
  • Passive power devices, e.g. inductors, capacitors, resistors and transformers
  • Experience in design, build, manufacturing and testing of custom magnetics (high -frequency transformers, inductors)
  • Power electronics system architecture design and hardware integration
  • Power converters and motor drive (AC-DC, DC-DC, DC-AC) control technologies
  • Microcontrollers and multiple serial protocols (UART, CAN, SPI, I2C, etc.)
Job Responsibility
Job Responsibility
  • Design and build high voltage, high power density power electronics converter products for eVTOL applications
  • Develop and analyze electrical architectures and power converter (DC-DC) topologies, and ensure system functions, performance, safety and reliability requirements are achieved
  • Responsible for all aspects of power electronics designs required in an all-electric aircraft, from components to circuits, modules and system integration
  • Leads new designs from conception into production while working with a multidisciplinary team
  • Start to finish ownership of hardware – from specification to design, component selection, modeling, prototype, product build, verification testing, safety and reliability validation and manufacturing
  • Design electronic power supply and sensing circuits
  • Schematic, layout and PCB assembly design and review
  • Design and carry out prototype verification tests for proof of concept
  • Analyze test data and reports to determine if the design meets functional and performance specifications
  • Troubleshoot and help root cause any issues that occur in the prototype line
  • Fulltime
Read More
Arrow Right
New

Staff Product Development Engineer

Staff Test Engineer is responsible for the test solution for a next-generation A...
Location
Location
Singapore , Singapore
Salary
Salary:
Not provided
AMD
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelor/Master in Electrical/Electronic Engineering
  • Strong hands on experiences in the Semiconductor industry
  • Strong DFT and ATE test methodologies
  • End to end ATE Test Prog development, validation and Debug skills including Pre and Post Silicon
  • Design and review of ATE Hardware (DIB) Design Guidelines
  • Strong ATE & test class/method development experience with Advantest 93k preferred
  • Test development experience of more than 1 full product cycle is preferred
  • Strong Python/Java/Perl/C++ coding skills
  • Experience with Mentor or Synopsys or Cadence EDA tools or System Level Testing a plus
Job Responsibility
Job Responsibility
  • Developing characterization and test coverage strategies/plans during pre-silicon phase
  • Establishing pattern requirements and driving Design Verification deliveries during pre-silicon phase
  • Executing the defined characterization and test plans on new silicon
  • Design Wafer and Package Level Fuse modules for Test Programs
  • Silicon Bring up and Post Silicon ownership including validation of Test Programs
  • Perform new device characterization, circuit sensitivity analysis, interpret findings, guide deep-dive investigations to root-cause, and/or provide mitigation actions
  • Interface with global teams across the organization on root cause resolution for device failures
  • Foster and develop new ideas/concepts in device test/debug/DFT/DFM and follow-through to deliverable outcomes
  • Optimize test contents to meet/exceed business goal
  • Lead effort to optimize product margin to meet business requirements, from Fab to Back-end-Test
Read More
Arrow Right
New

Analog Design Engineer - SerDes

This job opening is for a DDR/Serdes/Analog circuit designer in a team responsib...
Location
Location
India , Bangalore
Salary
Salary:
Not provided
AMD
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Solid understanding of CMOS circuit design and general analog design concepts (Opamps, RC filters, bias circuits etc)
  • Strong hands-on experience in SerDes and DDR circuit designs in latest technology nodes, including Finfet
  • Good technical knowledge of power-performance trade-offs in high-speed designs
  • Direct experience in all phases of design analysis including functional, static timing and electrical sign-off
  • Strong understanding of the impact of variation on design performance
  • Hands-on design experience on all or some of the below blocks: PLLs (RO and/or LC), Serializer/ Deserializer, Transmitter Driver & Equalization (FFE), Clocking circuits, Receiver Equalization (CTLE, VGA, DFE etc), Bandwidth extension techniques (Tcoil etc)
  • Bachelors or Masters degree in computer engineering/Electrical Engineering
Job Responsibility
Job Responsibility
  • Complete ownership of individual circuit blocks in a DDR PHY design in cutting edge FinFet technology nodes
  • Responsible for circuit design, layout quality, electrical and timing analysis, and reliability checks
  • Interface with cross-functional teams like SI/PI, RTL, Verification and Physical Design
Read More
Arrow Right
New

Care Transitions Coordinator RN/LPN Clinical Sales

Are you looking for a rewarding career as a care transitions coordinator? If so,...
Location
Location
United States , Yuma
Salary
Salary:
75000.00 - 80000.00 USD / Year
Amedisys
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • At least one year of experience in a healthcare related business development/outreach role
  • Current RN or LPN license, specific to the state(s) you are assigned to work
  • Reliable transportation, current driver's license, and liability insurance
  • This role will travel 50% or more within the assigned territory
Job Responsibility
Job Responsibility
  • Educates health care professionals, patients, and families about home care services
  • Develops and maintains relationships with key referral sources, such as hospitals, nursing homes and physician offices to generate leads
  • Coordinates patient admissions with the team, including obtaining all required documentation to complete referral to admission process
  • Conducts on-site visits to assess patient needs and identify barriers to care
  • Keeps accurate records of patient interactions and referrals
  • Achieves admissions, product, and payor-mix goals
  • Meets short and long-term target account goals
  • Documents the minimum expectation of sales calls daily in CRM (including pre and post call notes)
  • Maintains a complete, up-to-date record of targeted referral sources in territory in CRM
  • Attends community events to promote Amedisys
What we offer
What we offer
  • A full benefits package with choice of affordable PPO or HSA medical plans
  • Paid time off
  • Up to $1,000 in free healthcare services paid by Amedisys yearly, when enrolled in an Amedisys HSA medical plan
  • Up to $500 in wellness rewards for completing activities during the year
  • Mental health support, including up to five free counseling sessions per year through the Amedisys Employee Assistance program
  • 401(k) with a company match
  • Family support with infertility treatment coverage, adoption reimbursement, paid parental and family caregiver leave
  • Fleet vehicle program (restrictions apply) and mileage reimbursement
  • Fulltime
Read More
Arrow Right
Welcome to CrawlJobs.com
Your Global Job Discovery Platform
At CrawlJobs.com, we simplify finding your next career opportunity by bringing job listings directly to you from all corners of the web. Using cutting-edge AI and web-crawling technologies, we gather and curate job offers from various sources across the globe, ensuring you have access to the most up-to-date job listings in one place.