This list contains only the countries for which job offers have been published in the selected language (e.g., in the French version, only job offers written in French are displayed, and in the English version, only those in English).
Develop test plans, tests and verification infrastructure for a complex IP/Sub-System or lead major deliverables for SoC. Create verification environment using UVM methodology. Hands on in end to end Logic Verification Process including Verification Planning, Functional Coverage planning and development, Test case development, regression, debug and Coverage closure. Create reusable bus functional models, monitors, checkers and scoreboards. Drive functional coverage driven verification closure. Work with architects, designers, and post-silicon teams. Hands-on contributions to SVA development like coding, porting and maintaining System Verilog Assertions including Formal Verification. Development of tools for Design and Verification support. Debug failures and root-cause it by interacting with other teams/groups Etc.
Job Responsibility:
Develop test plans, tests and verification infrastructure for a complex IP/Sub-System or lead major deliverables for SoC
Create verification environment using UVM methodology
Hands on in end to end Logic Verification Process including Verification Planning, Functional Coverage planning and development, Test case development, regression, debug and Coverage closure
Create reusable bus functional models, monitors, checkers and scoreboards