CrawlJobs Logo
Sandisk Logo Sandisk · IT - Software Development

Staff Engineer, Technology Development Engineering

India, Bengaluru · Job Posted February 18, 2026
Apply Position
Job Link Share

Job Description

In this position, the individual will be responsible to develop NAND memory trim, push the performance and reliability envelope of flash memory which is used in best-in-class high-density storage application. The individual will also work with memory system teams, such as consumer and enterprise SSD, iNAND and others, to design and develop system device features to improve system level performance and reliability. The individual will communicate & work with members from process, design, reliability, and system groups to ensure timely product device support, memory qualification, and ramp of volume production. In this position the candidate will be part of a team that sits at the hub of activity between storage business units, technology development, and manufacturing.

Job Responsibility

  • Develop NAND memory trim, push the performance and reliability envelope of flash memory which is used in best-in-class high-density storage application
  • Work with memory system teams, such as consumer and enterprise SSD, iNAND and others, to design and develop system device features to improve system level performance and reliability
  • Communicate & work with members from process, design, reliability, and system groups to ensure timely product device support, memory qualification, and ramp of volume production
  • Part of a team that sits at the hub of activity between storage business units, technology development, and manufacturing

Requirements

  • MS/Mtech degree + 3 years experience or Phd in Electrical Engineering, Applied Physics, or a related field
  • In-depth knowledge of semiconductor device physics, process, and reliability, as well as circuit design
  • NAND flash memory device and physics knowledge is plus
  • C/C++ Programming and Perl/Python Scripting knowledge is must
  • Excellent verbal and communication skills
  • Ability to analyze problem and work independently as required

Nice to have

NAND flash memory device and physics knowledge

Sandisk - All Job Offers

Looking for more opportunities?

Search for other job offers that match your skills and interests.

Suggested Tags: Frontend Developer Secretary Talent Manager Salesforce Administrator Data Analyst
Similar Jobs for

Staff Engineer, Technology Development Engineering

8 matching positions

Staff Engineer, ASIC Development Engineering (STA, PNR and Timing)

We are seeking a highly skilled and experienced Staff Engineer for our Static Ti...
Location
Location
India , Bengaluru
Salary
Salary:
Not provided
sandisk.com Logo
Sandisk
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelor’s or Master’s degree in Electrical Engineering, Computer Engineering, or a related field
  • A minimum of 5 years of experience in Static Timing Analysis
  • Proven track record of successfully executing STA
  • In-depth knowledge of STA tools (e.g., Synopsys PrimeTime, Cadence Tempus , Constraints Manager) and methodologies
  • Strong understanding of digital design principles, physical design, and semiconductor fabrication processes
  • Excellent problem-solving skills and the ability to think strategically and analytically
  • Exceptional communication and interpersonal skills, with the ability to effectively collaborate with cross-functional teams and stakeholders
  • Ability to prioritize tasks and manage multiple project work simultaneously
  • A proactive, results-oriented mindset with a passion for innovation and continuous improvement
  • Experience with advanced process nodes (e.g., 7nm, 5nm) is highly desirable
Job Responsibility
Job Responsibility
  • Own Subsystem level STA , providing direction and guidance to PnR team for Timing closure & Synthesis report analysis
  • Work with IP & Design team for Timing constraints Development & Review activities
  • Develop and implement advanced STA methodologies and strategies to meet the timing closure requirements of complex IC designs
  • Collaborate with cross-functional teams, including design, verification, physical design, and DFT, to ensure seamless integration and optimal timing performance
  • Drive the development and maintenance of STA scripts and tools to automate and streamline timing analysis processes
  • Conduct thorough timing analysis, identify critical paths, and develop strategies to mitigate timing violations and improve overall design performance
  • Stay abreast of industry trends and emerging technologies in STA and related fields, and incorporate best practices into the team’s workflow
  • Prepare and present detailed timing reports and technical documentation to stakeholders
  • Foster a culture of innovation, collaboration, and continuous improvement within the STA team
  • Fulltime
Read More
Arrow Right

Staff Engineer, ASIC Development Engineering (Physical Design, Pnr, Floor Planning)

We are seeking a highly skilled and experienced Senior Engineer for our PNR func...
Location
Location
India , Bangalore
Salary
Salary:
Not provided
sandisk.com Logo
Sandisk
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelor’s or Master’s degree in Electrical Engineering, Computer Engineering, or a related field
  • A minimum of 5 years of experience in Place and Route Domain
  • Proven track record of successfully executing PNR
  • In-depth knowledge of PNR tools (e.g., Synopsys Fusion Compiler, Cadence Innovus) and methodologies
  • Strong understanding of digital design principles, physical design, and semiconductor fabrication processes
  • Excellent problem-solving skills and the ability to think strategically and analytically
  • Exceptional communication and interpersonal skills, with the ability to effectively collaborate with cross-functional teams and stakeholders
  • Ability to prioritize tasks and manage multiple project work simultaneously
  • A proactive, results-oriented mindset with a passion for innovation and continuous improvement
  • Experience with advanced process nodes (e.g., 7nm, 5nm) is highly desirable
Job Responsibility
Job Responsibility
  • Subsystem/block level ownership of Floorplanning, place and route flow for low power, high performance designs, debug of timing/power/area issues, clock tree analysis and assisting full chip timing convergence and timing closure
  • Collaborate with cross-function teams, including design, DFT to streamline PNR process
  • Drive IP integration strategies that ensure quality ASICs and avoid schedule surprises
  • Conduct thorough design and timing analysis, identify critical paths, and develop strategies to mitigate timing violations and improve overall design convergence
  • Stay abreast of industry trends and emerging technologies in PNR and related fields, and incorporate best practices into the team’s workflow
  • Prepare and present detailed analysis, reports and technical documentation to stakeholders
  • Foster a culture of innovation, collaboration, and continuous improvement within the PNR team
  • Fulltime
Read More
Arrow Right

Staff Engineer, ASIC Development Engineering (STA)

We are seeking a highly skilled and experienced Staff Engineer for our Static Ti...
Location
Location
India , Bengaluru
Salary
Salary:
Not provided
sandisk.com Logo
Sandisk
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelor’s or Master’s degree in Electrical Engineering, Computer Engineering, or a related field
  • A minimum of 5 years of experience in Static Timing Analysis
  • Proven track record of successfully executing STA
  • In-depth knowledge of STA tools (e.g., Synopsys PrimeTime, Cadence Tempus, Constraints Manager) and methodologies
  • Strong understanding of digital design principles, physical design, and semiconductor fabrication processes
  • Excellent problem-solving skills and the ability to think strategically and analytically
  • Exceptional communication and interpersonal skills, with the ability to effectively collaborate with cross-functional teams and stakeholders
  • Ability to prioritize tasks and manage multiple project work simultaneously
  • A proactive, results-oriented mindset with a passion for innovation and continuous improvement
Job Responsibility
Job Responsibility
  • Own Subsystem level STA, providing direction and guidance to PnR team for Timing closure & Synthesis report analysis
  • Work with IP & Design team for Timing constraints Development & Review activities
  • Develop and implement advanced STA methodologies and strategies to meet the timing closure requirements of complex IC designs
  • Collaborate with cross-functional teams, including design, verification, physical design, and DFT, to ensure seamless integration and optimal timing performance
  • Drive the development and maintenance of STA scripts and tools to automate and streamline timing analysis processes
  • Conduct thorough timing analysis, identify critical paths, and develop strategies to mitigate timing violations and improve overall design performance
  • Stay abreast of industry trends and emerging technologies in STA and related fields, and incorporate best practices into the team’s workflow
  • Prepare and present detailed timing reports and technical documentation to stakeholders
  • Foster a culture of innovation, collaboration, and continuous improvement within the STA team
  • Fulltime
Read More
Arrow Right

Staff Engineer, ASIC Development Engineering

Are you ready to push the boundaries of what's possible in technology? Join the ...
Location
Location
India , Bengaluru
Salary
Salary:
Not provided
sandisk.com Logo
Sandisk
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelor’s or master’s degree in electrical engineering, Computer Engineering, or a related field with 5-8 years of experience
  • Proven experience in ASIC RTL design, with a strong grasp of Verilog/System Verilog
  • Strong understanding of SoC architecture, AMBA protocols (AXI/AHB/APB), interconnects and peripherals for debug
  • Prior knowledge of Power Intent format (UPF) and Timing Constraints (SDC) is a must
  • Proficiency in scripting languages (e.g., Python, TCL) for automation
  • Hands-on with EDA tools (simulation, lint, CDC, synthesis, formal verification)
  • Strong problem-solving skills and the ability to thrive in a dynamic environment
  • Excellent communication and teamwork abilities
Job Responsibility
Job Responsibility
  • Innovate and develop RTL code for complex ASICs
  • Contribute in SoC subsystems related to CPU complex, DDR, Host, Flash, Debug, Clocks, resets, Power domains etc. for top of the line flash controllers
  • Ensure robust design methodologies including Lint, CDC, RDC, CLP and FC-Elab
  • Utilize advanced AI-driven tools, including GitHub Copilot, to streamline the design process
  • Collaborate with DFT, PD, Hardware and Firmware teams for delivering the most optimal solution
  • Work along side with the SoC Managers and SoC Leads to deliver best-in-class solution
  • Stay abreast of the latest industry trends and emerging technologies in AI and ASIC design
  • Fulltime
Read More
Arrow Right

Staff Engineer, Product Development Engineering (Memory Reliability)

Define Memory Reliability Specifications for 3D NAND based on customer requireme...
Location
Location
Malaysia , Batu Kawan, Penang
Salary
Salary:
Not provided
sandisk.com Logo
Sandisk
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Masters/Degree in Electrical/Electronics Engineering, or related Engineering field
  • Experience on memory reliability test plan, test method and test program development, execution, data crunch, data analysis, report generation, failure analysis and countermeasure development
  • Strong understanding of NAND reliability test mechanism, typical failure phenomenon and reliability test spec/procedure defined by JEDEC
  • Ability to analyze complex problems, multi-task and meet deadlines
Job Responsibility
Job Responsibility
  • Define Memory Reliability Specifications for 3D NAND based on customer requirements
  • Develop memory qualification plan, reliability characterization plan and check points, implement the reliability test, deliver qualification and reliability report with risk assessment, ensure the new products meet the customer’s reliability requirements
  • Study new technology product trim/FAB process/Test/Package changes to understand the potential risk against customer requirements and figure out mitigation plan
  • Perform failure analysis, co-work with design, device, product, and testing teams to figure out root cause and corrective actions to resolve issues observed
  • Develop Data Analysis/Automation scripts compatible with our data platforms for analysis
  • Demonstrate right mindset and leadership in advocating the principle of local ownership and global accountability
  • Identify, train and mentor local team members and a potential local successor within assignment duration period
  • Fulltime
Read More
Arrow Right

Staff Engineer, ASIC Development Engineering

We are seeking a highly skilled High-speed SERDES IO PHY Layout designer with 5 ...
Location
Location
India , Bengaluru
Salary
Salary:
Not provided
sandisk.com Logo
Sandisk
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelor’s or Master’s degree in Electrical Engineering, Electronics, or a related field
  • 5-10 years of experience in IO/Analog mixed-signal IC layout design and block level PnR
  • Proficiency in layout tools such as Cadence, Synopsys, or Mentor Graphics
  • Hands-on experience with custom layout design for various analog and IO circuits is required, including expertise in Bandgap references, LDOs, Clocking circuits, GPIOs, DDR IOs, and ESD circuits
  • Familiarity with custom digital layout (i.e. high speed logic paths)
  • Knowledge of signal integrity issues (i.e. clock/data routes, differential routing, shielding)
  • Strong understanding of analog/IO design principles, including parasitic effects
  • Aware of layout techniques to mitigate ESD, latch-up issues
  • Holds advanced knowledge of CMOS and FinFET technologies and their impact on design and performance issues in deep sub-micron process nodes, specifically 7nm and below
  • Experience with layout concepts that incorporate reliability considerations, including techniques for managing electromigration (EM), IR drop, and self-heating
Job Responsibility
Job Responsibility
  • Develop and optimize Serdes PHY, analog and mixed-signal IC layouts, ensuring high performance and manufacturability
  • Collaborate with design engineers to understand design requirements and translate them into precise layouts
  • Strong experience in debugging DRC, ERC, LVS, EMIR and PERC issues independently
  • Work experience of block PnR to closely interact with physical design team ensuring area/timing/backend compatibility of custom blocks into the overall chip design
  • Identify and resolve layout-related issues, providing creative solutions to meet design specifications
  • Conduct layout reviews and provide technical feedback to improve layout practices and methodologies
  • Stay up-to-date with industry trends, tools, and technologies to continuously enhance layout processes
  • Fulltime
Read More
Arrow Right

Staff Engineer, ASIC Development Engineering

Are you ready to push the boundaries of what's possible in technology? Join the ...
Location
Location
India , Bengaluru
Salary
Salary:
Not provided
sandisk.com Logo
Sandisk
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelor’s or master’s degree in electrical engineering, Computer Engineering, or a related field with 5-8 years of experience
  • Proven experience in ASIC RTL design, with a strong grasp of Verilog/System Verilog
  • Strong understanding of SoC architecture, AMBA protocols (AXI/AHB/APB), interconnects and peripherals for debug
  • Prior knowledge of Power Intent format (UPF) and Timing Constraints (SDC) is a must
  • Proficiency in scripting languages (e.g., Python, TCL) for automation
  • Hands-on with EDA tools (simulation, lint, CDC, synthesis, formal verification)
  • Strong problem-solving skills and the ability to thrive in a dynamic environment
  • Excellent communication and teamwork abilities
Job Responsibility
Job Responsibility
  • Innovate and develop RTL code for complex ASICs
  • Contribute in SoC subsystems related to CPU complex, DDR, Host, Flash, Debug, Clocks, resets, Power domains etc. for top of the line flash controllers
  • Ensure robust design methodologies including Lint, CDC, RDC, CLP and FC-Elab
  • Utilize advanced AI-driven tools, including GitHub Copilot, to streamline the design process
  • Collaborate with DFT, PD, Hardware and Firmware teams for delivering the most optimal solution
  • Work along side with the SoC Managers and SoC Leads to deliver best-in-class solution
  • Stay abreast of the latest industry trends and emerging technologies in AI and ASIC design
  • Fulltime
Read More
Arrow Right

Staff Engineer, Product Development Engineering

We are seeking an experienced Embedded Firmware Development Engineer to join our...
Location
Location
India , Bengaluru
Salary
Salary:
Not provided
sandisk.com Logo
Sandisk
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • B.E or B.Tech (Full-time), preferably in Electronics and Communication
  • 4–8 years in Embedded Firmware Development
  • Strong proficiency in C programming, NAND programming, and Python
  • In-depth knowledge and hands-on experience with ARM/ARC/RISC-V microcontroller architectures and peripherals (TIMER, SPI, I2C, UART, USB, DMA)
  • Expertise in embedded system design, development, testing, and debugging
  • Familiarity with debugging tools such as GDB & JTAG
  • Ability to read schematics and interpret controller datasheets/specifications
  • Familiarity with configuration management tools (SVN, Git, Bitbucket), defect tracking tools (JIRA), and peer review systems (e.g., Code Collaborator)
  • Strong analytical and problem-solving abilities
  • Excellent written and verbal communication skills
Job Responsibility
Job Responsibility
  • Analyze requirements from cross-functional teams to qualify NAND for USB, SD, uSD, and external SSD products
  • Design, develop, review, and enhance firmware and test programs to meet qualification standards
  • Debug and resolve issues in existing test programs
  • collaborate with cross-functional teams to address production-related challenges
  • Interpret controller and protocol specifications to develop accurate and efficient test programs
  • Understand existing firmware architecture and implement necessary enhancements for improved functionality
  • Work effectively with geographically distributed teams to ensure timely and high-quality delivery of committed deliverables
  • Demonstrate a strong passion for learning new technologies and applying them to improve processes and solutions
  • Fulltime
Read More
Arrow Right