CrawlJobs Logo
Sandisk Logo Sandisk · IT - Software Development

Staff Engineer, Systems Design Verification Engineering

India, Bengaluru · Job Posted January 13, 2026
Apply Position
Job Link Share

Job Description

We are seeking a visionary Staff Engineer as part of System Validation Infra to join our team in Bengaluru, India. In this pivotal role, you will lead the technical direction of our engineering efforts, drive innovation, and mentor our talented team of engineers. As a Staff Engineer, you will be at the forefront of designing and implementing cutting-edge solutions and monitoring infra tools and systems deployment that shape the future of our products.

Job Responsibility

  • Lead the technical direction of our engineering efforts, drive innovation, and mentor our talented team of engineers
  • At the forefront of designing and implementing cutting-edge solutions and monitoring infra tools and systems deployment that shape the future of our products
  • Working on high-performance Infra software that meet business requirements and industry standards
  • Working on the development of technical strategies and roadmaps to guide long-term engineering initiatives
  • Collaborate with cross-functional teams to work on requirements and by understanding them deeper into technical specifications
  • Provide mentorship to engineering teams, fostering a culture of innovation and continuous improvement
  • Perform code reviews and provide constructive feedback to ensure code quality and best practices
  • Recommend new technologies, tools, and methodologies to enhance our engineering capabilities
  • Drive the resolution of complex technical challenges and make critical design decisions
  • Participate in the full development lifecycle, from concept to deployment till the maintenance
  • Contribute to the establishment of engineering standards, best practices, and documentation
  • Represent the team in design and development related discussions with stakeholders and external partners

Requirements

  • Technical and analytical skills required
  • In depth understanding of firmware algorithms used in any NAND Flash based storage devices (eMMC, UFS) or other storage devices
  • Knowledge in any Host protocols like as UFS, eMMC is an added advantage
  • Experienced and familiar with firmware development, Integration and validation
  • Experience in Linux kernel device driver, android application testing and debugging.
  • Knowledgeable on product and quality standards and relevant host protocols, in particular eMMC and UFS.
  • Experience in the area of Grey box or black box.
  • Test coverage methods for real-time embedded systems, especially storage systems and/or NAND storage
  • Able to methodically root cause complex failure mechanism
  • Strong programming knowledge & debugging skills in Python, C, Shell.
  • Soft skills, Excellent written and verbal skills, be a Team player
  • Able to develop key relationships
  • Able to elect requirements from all stakeholders
  • Be able to work in pressure for quick resolution and delivery.
  • Knowledge on Mobile/Compute/Industrial OS and Filesystem
  • Experience in the area of digital and analog design
  • Minimum 5+ years in storage related segments
  • BE / B Tech / ME / M Tech / MS
Sandisk - All Job Offers

Looking for more opportunities?

Search for other job offers that match your skills and interests.

Suggested Tags: Frontend Developer Secretary Talent Manager Salesforce Administrator Data Analyst
Similar Jobs for

Staff Engineer, Systems Design Verification Engineering

8 matching positions

Senior Staff Silicon Design Engineer (Design Verification)

At AMD, our mission is to build great products that accelerate next-generation c...
Location
Location
Malaysia , Penang
Salary
Salary:
Not provided
amd.com Logo
AMD
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Strong experience in ASIC/SoC design
  • Strong hands-on verilog development experience, familiar with scripting languages like Perl
  • Good experience on complicate hub,control IP design
  • Strong problem solving, independent thinking, teamwork and communication skills
  • Bachelor or Master degree in E&E or Computer Engineering. (Preferred Master Degree)
Job Responsibility
Job Responsibility
  • Own part of IP feature design with cooperation with other designers
  • As one of IP design team members, own for IP level design work, including architecture define (partly own or join), spec documentation, RTL coding, RTL delivery and signoff
  • The target IP is used for all AMD mainstream products, product generation upgrade, reusability and scalibility need to be considered in architecture define and RTL maintain, as well as compliant to system application and sw/fw/hw cooperation.
  • Need to co-work with other teams closely, include communication with AMD global soc architect and IP architect, closely work with verification team, trace and support backend work, silicon validation support.
What we offer
What we offer
  • AMD benefits at a glance.
Read More
Arrow Right

Staff Engineer, VLSI Design Engineering (Analog Design)

Successful candidates will work with the Non-volatile Memory Design team to arch...
Location
Location
India , Bengaluru
Salary
Salary:
Not provided
sandisk.com Logo
Sandisk
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • BTech/MTech from Premier institute
  • 4+ years design experience in Analog Circuits like Amplifiers, Bandgap, LDOs, Oscillators, switching circuit etc.
  • Understanding of layout and its impact on circuits
  • Well versed with industry tools to do analog design
  • Exposure to full chip simulations
  • Excellent documentation skills
  • Written and verbal communication skills
  • Good Team player, flexible and adapting to learn outside analog design e.g system integration, silicon validation
Job Responsibility
Job Responsibility
  • Design, simulate, and verify critical circuits like Voltage regulators, LDO, Current and Voltage reference, High Voltage charge pumps, temperature sensors, oscillators etc using industry standard EDA tools
  • Work with layout engineers and closely interact during the design phase by reviewing layout and providing input as needed and perform post layout simulations (Back-annotation) of Analog blocks
  • Participate in Full chip verification to ensure analog block functionality at chip level
  • Build understanding on the analog function/circuit usage in system and its impact on chip power/area/performance
  • Detailed Documentation of Module specifications, signal list, layout guidelines and Checklist
  • Propose innovative circuit solutions and design methodologies. Document and present new architectures, new and enhanced circuit designs, and simulation results during design reviews
  • Verify and characterize silicon using lab equipment’s and testers. Corelate the simulation data with silicon data and document the learning
  • Mentor junior engineers to learn and deliver the assignment
  • Ensure timelines and quality of assigned assignments
  • Fulltime
Read More
Arrow Right

Staff Engineer, VLSI Design Engineering (Analog Design)

Successful candidates will work with the Non-volatile Memory Design team to arch...
Location
Location
India , Bengaluru
Salary
Salary:
Not provided
sandisk.com Logo
Sandisk
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • BTech/MTech from Premier institute
  • 4+ years design experience in Analog Circuits like Amplifiers, Bandgap, LDOs, Oscillators, switching circuit etc.
  • Understanding of layout and its impact on circuits
  • Well versed with industry tools to do analog design
  • Exposure to full chip simulations
  • Excellent documentation skills
  • Written and verbal communication skills
  • Good Team player, flexible and adapting to learn outside analog design e.g. system integration, silicon validation
Job Responsibility
Job Responsibility
  • Design, simulate, and verify critical circuits like Voltage regulators, LDO, Current and Voltage reference, High Voltage charge pumps, temperature sensors, oscillators etc. using industry standard EDA tools
  • Work with layout engineers and closely interact during the design phase by reviewing layout and providing input as needed and perform post layout simulations (Back-annotation) of Analog blocks
  • Participate in Full chip verification to ensure analog block functionality at chip level
  • Build understanding on the analog function/circuit usage in system and its impact on chip power/area/performance
  • Detailed Documentation of Module specifications, signal list, layout guidelines and Checklist
  • Propose innovative circuit solutions and design methodologies. Document and present new architectures, new and enhanced circuit designs, and simulation results during design reviews
  • Verify and characterize silicon using lab equipment’s and testers. Corelate the simulation data with silicon data and document the learning
  • Mentor junior engineers to learn and deliver the assignment
  • Ensure timelines and quality of assigned assignments
  • Fulltime
Read More
Arrow Right

Staff Design Verification Engineer

As a Design Verification Engineer on the Infinity Fabric verification team, you ...
Location
Location
United States , Boxborough
Salary
Salary:
144800.00 - 217200.00 USD / Year
amd.com Logo
AMD
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Project level experience with design concepts and RTL implementation for same
  • Experience with functional verification tools by VCS, Cadence, Mentor Graphics
  • Good understanding of computer organization/architecture
  • Bachelors or Master's degree in computer engineering/electrical engineering preferred
Job Responsibility
Job Responsibility
  • Develop and enhance UVM-based testbenches to verify new features for a state-of-the-art industry leading Data Fabric IP for AMD’s CPUs, GPUs and APUs
  • Work closely with other verification engineers, designers, architects, and performance engineers to understand and verify the functionality of a given design element within the context of the block, chip and overall system
  • Execute test plans for constrained-random and directed tests, new checks and functional coverage
  • Write tests, sequences, and testbench components in SystemVerilog and UVM to achieve verification of the design
  • Responsible for verification quality metrics like pass rates, code coverage and functional coverage
  • Fulltime
Read More
Arrow Right

Staff Engineer, VLSI Design Engineering

Develop test plans, tests and verification infrastructure for a complex IP/Sub-S...
Location
Location
India , Bengaluru
Salary
Salary:
Not provided
sandisk.com Logo
Sandisk
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • 5 to 7 years of relevant experience
  • B.E/B.Tech/M.Tech in ECE/VLSI/Electrical Engineering
  • Proficiency in Computer Science fundamentals – object oriented design, data structures, algorithms, design, problem solving, and complexity analysis
  • Basic knowledge of with c, c++, SystemC, perl, python, tcl, shell is preferable
  • Unit/Sub-system/SOC level verification experience
  • Experience in leading verification closure of complex IP/SOC for at least one project
  • Exposure to industry standard verification tools for simulation and debug
  • RTL & Gate Level Simulations
  • Proficiency in Verilog, System Verilog, Assertions and UVM
  • Exposure to Verification Fundamentals
Job Responsibility
Job Responsibility
  • Develop test plans, tests and verification infrastructure for a complex IP/Sub-System or lead major deliverables for SoC
  • Create verification environment using UVM methodology
  • Hands on in end to end Logic Verification Process including Verification Planning, Functional Coverage planning and development, Test case development, regression, debug and Coverage closure
  • Create reusable bus functional models, monitors, checkers and scoreboards
  • Drive functional coverage driven verification closure
  • Work with architects, designers, and post-silicon teams
  • Hands-on contributions to SVA development like coding, porting and maintaining System Verilog Assertions including Formal Verification
  • Development of tools for Design and Verification support
  • Debug failures and root-cause it by interacting with other teams/groups
  • Fulltime
Read More
Arrow Right

Staff Engineer, VLSI Design Engineering

We are looking for a highly motivated engineer to develop synthesizable RTL mode...
Location
Location
India , Bangalore
Salary
Salary:
Not provided
sandisk.com Logo
Sandisk
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • 4 to 7 years of experience in RTL design, UVM validation, and emulation support
  • Bachelors/Masters from a reputed College/University with Electronics and communication/Embedded Systems background
  • Strong Problem Solving and Debug skills
  • Efficient Communication
  • Strong expertise in Verilog/SystemVerilog RTL coding and digital design fundamentals
  • Hands-on experience with UVM methodology and testbench development
  • Familiarity with emulation platforms (e.g., Cadence Palladium, Protium, Synopsys ZeBu, Mentor Veloce)
  • Proficiency in simulation tools (e.g., VCS, Questa, Xcelium) and waveform debug
  • Scripting skills in Python, TCL, or Perl for automation and testbench control
  • Understanding of SoC architecture, clock/reset domains, and interface protocols (AXI, APB, PCIe, etc.)
Job Responsibility
Job Responsibility
  • Develop clean, synthesizable RTL models for IP blocks and subsystems using Verilog/SystemVerilog
  • Collaborate with design teams to ensure RTL is emulation-friendly and meets performance and debug requirements
  • Create and maintain UVM-based testbenches to validate RTL functionality and coverage
  • Debug RTL and testbench issues using simulation and emulation tools
  • Package and deliver validated RTL models to the emulation team, including synthesis scripts, configuration files, and documentation
  • Support emulation bring-up and assist in resolving integration issues
  • Fulltime
Read More
Arrow Right

Staff Engineer, VLSI Design Engineering

Develop test plans, tests and verification infrastructure for a complex IP/Sub-S...
Location
Location
India , Bengaluru
Salary
Salary:
Not provided
sandisk.com Logo
Sandisk
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • 5 to 7 years of relevant experience
  • B.E/B.Tech/M.Tech in ECE/VLSI/Electrical Engineering
  • Proficiency in Computer Science fundamentals – object oriented design, data structures, algorithms, design, problem solving, and complexity analysis
  • Basic knowledge of with c, c++, SystemC, perl, python, tcl, shell is preferable
  • Unit/Sub-system/SOC level verification experience
  • Experience in leading verification closure of complex IP/SOC for at least one project
  • Exposure to industry standard verification tools for simulation and debug
  • RTL & Gate Level Simulations
  • Proficiency in Verilog, System Verilog, Assertions and UVM
  • Exposure to Verification Fundamentals
Job Responsibility
Job Responsibility
  • Develop test plans, tests and verification infrastructure for a complex IP/Sub-System or lead major deliverables for SoC
  • Create verification environment using UVM methodology
  • Hands on in end to end Logic Verification Process including Verification Planning, Functional Coverage planning and development, Test case development, regression, debug and Coverage closure
  • Create reusable bus functional models, monitors, checkers and scoreboards
  • Drive functional coverage driven verification closure
  • Work with architects, designers, and post-silicon teams
  • Hands-on contributions to SVA development like coding, porting and maintaining System Verilog Assertions including Formal Verification
  • Development of tools for Design and Verification support
  • Debug failures and root-cause it by interacting with other teams/groups
  • Fulltime
Read More
Arrow Right

Staff Software Engineer, Model Based Design and Verification

We are looking for an experienced Embedded Software Engineer to join the MBD Sof...
Location
Location
Brazil , São Paulo
Salary
Salary:
Not provided
archer.com Logo
Archer Aviation
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • 8+ years of experience in a flight software or a related field
  • Bachelor of Science in Electrical Engineering, Computer Engineering, Computer Science, or related degree
  • Proficiency with MATLAB/Simulink and associated toolboxes
  • Experience with C/C++ and code generation
  • Fluency with widely used scripting languages like bash and Python
  • Experience developing software complying with safety standards like DO-178C to high criticality levels (DAL-A/B)
  • Experience with Model Based Software development and certification (DO-331)
  • Understanding of communication standards and protocols (RS-422/485, CAN, ARINC-429, AFDX, Ethernet, TCP/IP, etc.)
  • Familiarity with debuggers and lab instruments such oscilloscopes and bus analyzers
Job Responsibility
Job Responsibility
  • Develop safety critical software components for Archer’s software embedded into Flight Control Computer or in Battery Management Unit using model-based processes
  • Participate in planning, design, scheduling, prioritizing, and tracking the project
  • Work with system engineers to decompose item requirements into high level and low level software requirements in compliance with DO-178C / DO-331
  • Work with a multi-disciplinary team to develop and integrate complex hardware/software
  • Development of software plans, processes & guidelines
  • Software requirements decomposition, analysis, definition, and traceability
  • Software design and development, performance, risk, safety , operation and cost optimization trade studies, and lead / conduct design reviews
  • Software analyses, requirements-based testing, structural coverage analysis, and model coverage analysis
  • Contribute to the continuous improvement of our processes to increase safety and efficiency
  • Fulltime
Read More
Arrow Right