CrawlJobs Logo

SOC Verification Manager

amd.com Logo

AMD

Location Icon

Location:
India , Hyderabad

Category Icon
Category:
IT - Software Development

Job Type Icon

Contract Type:
Not provided

Salary Icon

Salary:

Not provided
Save Job
Save Icon
Apply Position

Job Description:

We are looking for an adaptive, self-motivative design verification engineer to join our growing team. As a key contributor, you will be part of a leading team to drive and improve AMD's abilities to deliver the highest quality, industry-leading technologies to market. The Verification Engineering team furthers and encourages continuous technical innovation to showcase successes as well as facilitate continuous career development.

Job Responsibility:

  • Will be part of Server SOC Verification Team working at AMD Hyderabad/ Bangalore, India
  • Responsible for Developing testbench components for SOC Design Verification
  • Writing/Enhancing BFM/Checkers/Monitors/Other-SOC Verif Env's
  • Bringing up Testbench with comprehensive verification plan and implementation of test cases
  • Work with a cross geographic teams, IP/SOC-Architects, Design Verification Stakeholders, ensure required Verif Env exists for verifying Design of Next-Gen Server architecture

Requirements:

  • 13-16 years of experience required
  • Fair understanding of Processor based SoC Design Verification is required
  • Prior work experience of working on PCIe/CXL/USB/SATA IP's at IP Level or Sub-System Level Verification is a plus
  • Strong background of MIPS/X86/ARM Processor based IP/Sub-System Level Verification is desired
  • Know-How about SOC Micro-Arch flows (Reset, Boot flow, Cache/Coherency, System Memory) is desired
  • Good understanding on Testbench Concepts, strong hands-on expertise in SV/UVM is must
  • Developing and improving SV/UVM based testbench for functional verification of Processor and its components
  • IP/Sub-System Verification background with Processor based Testbench is a must
  • Good debugging skills using Simulator Waveform/Trace logs is required
  • Prior exposure of working with any ISA simulator model based verification is a plus
  • Prior work experience on High-Speed Serials - PCIe/CXL/USB/SATA/GT IP's is preferred
  • Self-motivated and adaptable to fast-moving design verification environment
  • Willing to take up additional responsibilities to contribute to the team’s success
  • Manager with ~3-4 years of managerial experience
  • SOC Integration know-how
  • Bachelors or Masters degree in computer engineering/Electrical Engineering

Nice to have:

  • Prior work experience of working on PCIe/CXL/USB/SATA IP's at IP Level or Sub-System Level Verification
  • Strong background of MIPS/X86/ARM Processor based IP/Sub-System Level Verification
  • Know-How about SOC Micro-Arch flows (Reset, Boot flow, Cache/Coherency, System Memory)
  • Prior exposure of working with any ISA simulator model based verification
  • Prior work experience on High-Speed Serials - PCIe/CXL/USB/SATA/GT IP's

Additional Information:

Job Posted:
March 19, 2026

Icon
AMD - All Job Offers
Job Link Share:
Copy Link Icon
Facebook Icon Twitter Icon LinkedIn Icon

Looking for more opportunities? Search for other job offers that match your skills and interests.

Briefcase Icon

Similar Jobs for SOC Verification Manager

Manager Silicon Design Engineering

AMD seeks a passionate, collaborative leader with strong technical skills and th...
Location
Location
Malaysia , Penang
Salary
Salary:
Not provided
amd.com Logo
AMD
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • 10 to 15 years of experience in digital ASIC/SOC design verification
  • 4 to 5 years manager experiences on ASIC/SOC design and verification
  • Experience working with a distributed team
  • Strong mentoring and coaching skills
  • Proven experience managing and leading engineering teams
  • Prior experience in optimizing performance (client, server, system, or embedded)
  • Strong system and software engineering background
  • Strong communications skills
  • Strong analytic and problem-solving skills
  • Must be a self-starter and self-motivated
Job Responsibility
Job Responsibility
  • Lead a high-performance engineering team
  • Form a team and nurture talents
  • Lead team, meet schedule commitments and provide strong support to various SoC
  • Collaborate with multi-functional leaders to drive AMD's success
Read More
Arrow Right

Lead IP/SOC Verification

In this high-profile role, the Lead IP/SOC Verification will be the overall desi...
Location
Location
United States , Folsom
Salary
Salary:
171200.00 - 256800.00 USD / Year
amd.com Logo
AMD
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Experience focused on IP and/or SOC verification with successful completion of multiple ASICs that are in production
  • Requires proven track record in technical leadership. This includes planning, execution, tracking, verification closure, and delivery to programs
  • Requires strong experience with development of UVM, SystemVerilog, C/C++ and Scripting Languages
  • Requires strong understanding of state of the art of verification techniques, including assertion and metric-driven verification
  • Good understanding of code and functional coverage, ability to influence coverage improvement with design and verification teams
  • Good understanding of requirements management, documentation management, and defect management
  • Ability to grasp concepts during discussions and turn minutes into action items
  • Able to communicate concepts and processes with stakeholders
  • Analytical, self-motivated, organized, detailed-oriented and results-oriented
  • Excellent interpersonal skills including the ability to work well with multiple people and teams, ability to communicate progress to team members on a regular basis
Job Responsibility
Job Responsibility
  • Closely work with designers and architect to come up with features, verification and execution plans
  • Own and lead verification quality for GFXIP projects
  • Engage with IP and SOC teams to drive closure to verification strategy
  • Working with architects and verification leads and driving quality test plan specifications
  • Collaborate with architects, hardware engineers, and firmware engineers to understand the complex features and impact to System level/SOC environment
  • Developing verification strategy, infrastructure and needed improvements
  • Driving Pre and post Si verification closure to meet schedule with quality
  • Leading Post Si verification activities to drive triage with FW, SW, IP, SOC and various teams. Plug holes appropriately to improve quality of the IP
  • Working with each domain (sub-system) lead and guide them to get better quality and verification outcome
  • Automating workflows in a distributed compute environment
  • Fulltime
Read More
Arrow Right

Talent Business Partner

The Talent Business Partner is responsible for rebuilding and leading the recrui...
Location
Location
United States , New York
Salary
Salary:
Not provided
recruitics.com Logo
Recruitics
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • 7-10+ years of experience in Talent Acquisition, People Operations, or HR Business Partner roles, ideally supporting multi-entity or evolving organizations
  • Demonstrated experience rebuilding or scaling recruitment infrastructure, processes, and tools from the ground up
  • Strong understanding of SOC 2 concepts, including data handling, access control, identity management, and documentation standards (experience supporting SOC 2 audits is a plus)
  • Hands-on full-cycle recruitment expertise across both corporate and technical functions
  • Experience designing or managing onboarding programs, including coordination with IT for access provisioning and system setup
  • Proficiency with modern ATS/HRIS platforms, with the ability to audit configurations, permissions, and data accuracy
  • Ability to build workforce plans, job architecture frameworks, and scalable hiring models in partnership with leadership
  • Exceptional communication and stakeholder-management skills, with the ability to influence leaders and guide compliant talent processes
  • Strong operational mindset, with proven ability to document processes, monitor compliance, and maintain data integrity across systems
  • Experience developing or maintaining recruiting dashboards, metrics, and reporting frameworks
Job Responsibility
Job Responsibility
  • Design and execute a holistic talent acquisition strategy aligned with business growth and organizational structure across all entities
  • Partner with leaders to forecast workforce needs, define critical capabilities, and design scalable hiring plans
  • Lead job design and role architecture to ensure equitable and compliant frameworks across subsidiaries
  • Incorporate SOC 2 principles into all workforce planning tools and processes to safeguard candidate and employee information
  • Rebuild the end-to-end recruitment process, embedding secure workflows and data protection in line with SOC 2 Type II controls
  • Manage full-cycle recruitment - from requisition intake and sourcing to interviewing and offer management - ensuring confidentiality of candidate information
  • Develop and enforce standardized job posting, background check, and data retention practices across all entities
  • Train hiring managers and HR partners on secure use of applicant tracking systems and proper handling of personal data
  • Audit ATS configurations and permissions for compliance with access control and data security standards
  • Redesign onboarding to create a unified, compliant, and engaging experience for corporate and subsidiary employees
Read More
Arrow Right

Senior/Expert Hardware Design Engineer

CS Group Canada is seeking a Senior/Expert Hardware Design Engineer to contribut...
Location
Location
Canada , Montréal
Salary
Salary:
Not provided
https://www.soprasteria.com Logo
Sopra Steria
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelor’s or Master’s degree in Electrical or Electronic Engineering (or equivalent)
  • Minimum 5 years of experience in the development and validation of Complex/Airborne Electronic Hardware (CEH/AEH)
  • Strong expertise in avionics certification standards (DO-254, ideally with exposure to DO-178C/ARP4754A)
  • Solid understanding of avionics architectures and experience with safety-critical systems (flight control, flight management)
  • Proficiency in FPGA, ASIC, SoC, or electronic board design and validation
  • Familiarity with simulation, testing, and verification tools
  • Strong communication skills and technical writing abilities
  • Proficiency in both French and English
Job Responsibility
Job Responsibility
  • Design, develop, and validate complex electronic modules (FPGA, CPLD, electronic boards, ASIC, etc.) in an avionics context
  • Contribute to planning and execution of DO-254 certification activities (requirements definition, design, verification, traceability)
  • Draft and update associated documentation (plans, requirements, test procedures, verification reports)
  • Perform analysis and resolution of hardware anomalies in collaboration with system and software teams
  • Participate in technical reviews, customer interactions, and certification authority meetings
  • Provide technical support for the integration of safety-critical avionics systems (flight control, flight management, interface units)
  • Contribute to continuous improvement of hardware development processes and verification methodologies
What we offer
What we offer
  • Hybrid Work
  • Industry leading medical, dental, and vision Insurance
  • Access to a telemedicine service
  • RRSP program
  • Personal and sick days
  • Recreation room with pool table and foosball table
  • Fulltime
Read More
Arrow Right

Senior Manager Silicon Design Engineer

AMD seeks a passionate, collaborative leader with strong technical skills and th...
Location
Location
India , Bangalore
Salary
Salary:
Not provided
amd.com Logo
AMD
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • 12-15 years full-time experience in IP hardware design
  • Proven experience managing and leading engineering teams
  • Proficiency in verilog/system verilog RTL logic design of high-speed, multi-clock digital designs
  • Verilog lint tools (Spyglass) and verilog simulation tools (VCS)
  • Clock domain crossing (CDC) tools
  • Detailed understanding of SoC design flows
  • Understanding of IP/SS/SoC Power Management techniques – Power Gating, Clock Gating
  • Outstanding interaction skills while communicating both written and verbally
  • Ability to work with multi-level functional teams across various geographies
  • Outstanding problem-solving and analytical skills
Job Responsibility
Job Responsibility
  • Lead a Silicon Engineering group and innovate with internal teams and external partners to create the next generation of computing technologies
  • Help bring to life cutting-edge designs, working closely with architecture, physical design, and product engineers to achieve first pass silicon success
  • Design of IP and subsystems with integration of AMD and other 3rd party IPs
  • Work collaboratively with other members of the IP team to support design verification, implementation, synthesis, constraints, static timing analysis, and delivery to SOC
  • Work in partnership with SOC teams to support the IP at SOC level, including connectivity, DFT, verification, physical design, firmware, and post-silicon bring-up
Read More
Arrow Right

Fpga Developer

ASSIGNMENT DESCRIPTION
Location
Location
Sweden
Salary
Salary:
Not provided
sigma.se Logo
Sigma Group
Expiration Date
March 30, 2026
Flip Icon
Requirements
Requirements
  • M.s in Electronic or computer engineering
  • Prior experience in FPGA development, µTCA platform
Job Responsibility
Job Responsibility
  • Xilinx Toolchain: Work with the Xilinx toolchain, specifically targeting platforms like Kintex Ultrascale, Zynq Ultrascale+ SoC, and Versal
  • Verification: Conduct formal verification of FPGA designs to guarantee their reliability and correctness
  • System-Level Verification: Perform system-level verification of pytest-based mixed-signal systems to ensure everything works seamlessly together
  • Data Acquisition Systems: Design and develop high-throughput data acquisition/image processing systems using the MTCA platform
  • Serial Links: Implement and optimize multi-gigabit serial links for fast/low latency data transfer
  • Test Framework: Utilize the cocotb test framework for writing and running testbenches in Python
  • Simulation Environments: Leverage Questa simulation environments for simulating and verifying complex designs
  • Version Control: Use Git for version control to manage your design and development processes effectively
Read More
Arrow Right
New

Asic verification lead

Integrating ASIC functional verification team. ASIC developed include network co...
Location
Location
India , Bangalore
Salary
Salary:
Not provided
eviden.com Logo
Eviden
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Participated in the successful verification of a complex SoC or ASIC
  • Mastering UVM or equivalent verification methodology
  • Proficient developer of Constraint-Random / Coverage-Driven verification environments in SystemVerilog / C ++
  • Strong knowledge of simulation tools and coverage database visualization tools
  • Developed test plans that helped identifying sharp functional defects
  • efficiency in problem solving by rapidly identifying their root cause and developing patches or workarounds under tight timing constraints
  • Experienced in improving processes and methodologies
  • Experience in managing tasks for a small team
  • 7 years Required minimum studies
  • Master/Engineer in Electronics and Communication Engineering
Job Responsibility
Job Responsibility
  • Acquire knowledge of the architecture and microarchitecture of the ASIC by studying specifications and interacting with the architecture and logical design teams
  • Participate in defining overall verification strategies and methodologies, and the required simulation environments. Develop, maintain and publish verification specifications
  • Write and perform closely test plans with the logical design team
  • Develop coverage models and verification environments using UVM-SystemVerilog / C ++
  • Monitor, analyze and debug simulation errors
  • Monitor and analyze simulation coverage results to improve tests accordingly thereby achieving coverage targets on time
  • Submit recommendations on tools and methodologies to develop to improve productivity. Mentor junior engineers on how to produce a maintainable and reusable code across projects
Read More
Arrow Right
New

Senior SoC Verification Engineer

Microsoft Silicon, Cloud Hardware, and Infrastructure Engineering (SCHIE) is the...
Location
Location
United States , Redmond
Salary
Salary:
119800.00 - 234700.00 USD / Year
https://www.microsoft.com/ Logo
Microsoft Corporation
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Doctorate in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 1+ year(s) technical engineering experience
  • Master's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 4+ years technical engineering experience
  • Bachelor's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 5+ years technical engineering experience
  • Ability to meet Microsoft, customer and/or government security screening requirements
  • This position will be required to pass the Microsoft Cloud Background Check upon hire/transfer and every two years thereafter
  • This role will require access to information that is controlled for export under export control regulations
  • As a condition of employment, the successful candidate will be required to provide either proof of their country of citizenship or proof of their US. residency or other protected status
  • To meet this legal requirement, and as a condition of employment, the successful candidate’s citizenship will be verified with a valid passport
Job Responsibility
Job Responsibility
  • Establish yourself as an integral member of a pre-silicon verification and post-silicon validation team for the development of custom Intellectual Property (IP) components
  • Define pre-Si verification (simulation/emulation/FPGA-testing) and post-Si validation strategies
  • Execute end-to-end verification plans at sub-system or system level
  • C/C++ based test bench infrastructure and test development, debugging and driving final verification milestones
  • Support basic firmware development for industry standard CPUs
  • Silicon validation test planning, silicon bring-up and validation activities
  • Collaborate across verification teams on vertical and horizontal reuse of components
  • Interact with Architecture, Design, Firmware/Software, Product Engineering, Program Management and third party vendor teams to ensure pre-and-post-Si testing is comprehensive
  • Provide technical leadership through mentorship and teamwork
  • Adopt new AI based tools and agents for efficient execution
  • Fulltime
Read More
Arrow Right
Jobs by Category
Art and Entertainment Jobs Banking Jobs Call Center Jobs Construction Jobs Consulting Jobs Customer Service Jobs Education Jobs Energy Jobs Finance Jobs Gastronomy Jobs Health and Beauty Jobs Hospitality and Tourism Jobs Human Resources Jobs Insurance Jobs IT - Administration Jobs IT - Software Development Jobs Legal Jobs Logistics Jobs Manufacturing Jobs Marketing, Digital Marketing, SEO, SEM Jobs Media Jobs Nursing Jobs Office Administration Jobs Pharmacy Jobs Physical Work Jobs Public Relations Jobs Public Sector Jobs Purchasing Jobs Quality Control Jobs Real Estate Jobs Research and Development Jobs Sales Jobs
Job Positions Jobs by Country
United States Jobs United Kingdom Jobs India Jobs Canada Jobs Australia Jobs Germany Jobs Ireland Jobs Poland Jobs
Company
Blog About Us Contact
Follow Us
Facebook
X (Twitter)
LinkedIn
Instagram
CrawlJobs Group
ITFlashcards AllDevBlogs
© 2026 CrawlJobs Ltd. All Rights Reserved
Terms & Conditions Privacy Policy