CrawlJobs Logo

SOC Design Engineering Manager

amd.com Logo

AMD

Location Icon

Location:
India , Hyderabad

Category Icon

Job Type Icon

Contract Type:
Not provided

Salary Icon

Salary:

Not provided

Job Description:

This position is for a SoC design Manager - ARM Core and other IP based SOC block with a focus on Micro-architecture, design, Quality checks, timing closure at various stages of development. You will be part of a team who designs and delivers SOC Subsystem and work closely work with Full chip SOC teams. You will work with Architecture team to understand the requirement and make design work for those requirements - essentially help develop the SOC subsystem micro-architecture and design implementation.

Job Responsibility:

  • Lead a high-performance engineering team designing Processor (ARM, RISC-V) subsystems for AMD/AECG SoCs
  • Drive end-to-end SoC design and delivery from concept to production
  • Build and nurture a talented team, fostering growth and technical excellence
  • Ensure timely delivery of projects while meeting quality standards
  • Collaborate with cross-functional leaders to achieve organizational goals
  • Provide strong technical and managerial support to internal and external stakeholders

Requirements:

  • Proven leadership experience managing distributed engineering teams
  • Strong mentoring and coaching skills
  • Hands-on experience in SoC design from a contemporary product company
  • 16 + years of experience in RTL Design and Integration
  • Expertise in performance optimization (client, server, system, or embedded)
  • Solid background in system and software engineering
  • Excellent communication skills
  • Strong analytical and problem-solving abilities
  • Self-motivated and proactive in driving initiatives
  • Bachelor’s or Master’s degree in Computer Engineering or Electrical Engineering

Additional Information:

Job Posted:
December 17, 2025

Job Link Share:

Looking for more opportunities? Search for other job offers that match your skills and interests.

Briefcase Icon

Similar Jobs for SOC Design Engineering Manager

Manager Silicon Design Engineering

AMD seeks a passionate, collaborative leader with strong technical skills and th...
Location
Location
Malaysia , Penang
Salary
Salary:
Not provided
amd.com Logo
AMD
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • 10 to 15 years of experience in digital ASIC/SOC design verification
  • 4 to 5 years manager experiences on ASIC/SOC design and verification
  • Experience working with a distributed team
  • Strong mentoring and coaching skills
  • Proven experience managing and leading engineering teams
  • Prior experience in optimizing performance (client, server, system, or embedded)
  • Strong system and software engineering background
  • Strong communications skills
  • Strong analytic and problem-solving skills
  • Must be a self-starter and self-motivated
Job Responsibility
Job Responsibility
  • Lead a high-performance engineering team
  • Form a team and nurture talents
  • Lead team, meet schedule commitments and provide strong support to various SoC
  • Collaborate with multi-functional leaders to drive AMD's success
Read More
Arrow Right

ASIC RTL Design Engineer

Are you ready to push the boundaries of what's possible in technology? Join the ...
Location
Location
India , Bangalore
Salary
Salary:
Not provided
sandisk.com Logo
Sandisk
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelor’s or master’s degree in electrical engineering, Computer Engineering, or a related field with 14-18 years of experience
  • Proven experience in ASIC RTL design, with a strong grasp of Verilog/System Verilog
  • Strong understanding of SoC architecture, AMBA protocols (AXI/AHB/APB), interconnects and peripherals for debug
  • Prior knowledge of Power Intent format (UPF) and Timing Constraints (SDC) is a must
  • Proficiency in scripting languages (e.g., Python, TCL) for automation
  • Hands-on with EDA tools (simulation, lint, CDC, synthesis, formal verification)
  • Strong problem-solving skills and the ability to thrive in a dynamic environment
  • Excellent communication and teamwork abilities
Job Responsibility
Job Responsibility
  • Innovate, implement, and verify RTL code for complex ASICs
  • Own SoC subsystems related to CPU complex, DDR, Host, Flash, Debug, Clocks, resets, Power domains etc. for top of the line flash controllers
  • Ensure robust design methodologies including Lint, CDC, RDC, CLP and FC-Elab
  • Utilize advanced AI-driven tools, including GitHub Copilot, to streamline the design process
  • Collaborate with DFT, PD, Hardware and Firmware teams for delivering the most optimal solution
  • Lead design reviews and provide mentorship to junior engineers
  • Work along side with the SoC Managers and SoC Leads to deliver best-in-class solution
  • Stay abreast of the latest industry trends and emerging technologies in AI and ASIC design
  • Fulltime
Read More
Arrow Right

Senior Physical Design Engineer

As a Senior Physical Design Engineer, you will be responsible for the physical i...
Location
Location
United States , Batavia, Illinois
Salary
Salary:
Not provided
nhanced-semi.com Logo
NHanced Semiconductors
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • US Citizenship
  • 5+ years of experience in physical design, specifically in ASIC, SoC, or advanced packaging (2.5D, 3DIC) technologies
  • Hands-on experience with Git-based version control systems for managing design revisions
  • Experience with timing closure and signal integrity
  • Proficiency in Cadence tools for physical design, timing analysis, and signoff
  • Strong understanding of RTL-to-GDSII flows, including floorplanning, power planning, place-and-route, and timing closure
  • Working knowledge of parasitic extraction (PEX), power integrity (PI), and thermal analysis in multi-die environments
  • Ability to work independently with minimal supervision and drive tasks to completion
  • Excellent verbal and written communication skills for collaboration across engineering teams
  • Strong debugging skills and ability to analyze tool reports, logs, and simulation results
Job Responsibility
Job Responsibility
  • Drive full-chip physical implementation of 2.5D interposer and ASIC designs, including floorplanning, placement, clock tree synthesis (CTS), routing, and optimization
  • Ensure design compliance with timing, power, and area (PPA) requirements, as well as DFM, DRC, and LVS constraints
  • Utilize Cadence tools (Innovus, Virtuoso, Tempus, Voltus, Pegasus, etc.) for physical design, verification, and signoff
  • Develop and execute timing closure strategies, working with STA engineers to meet performance goals
  • Optimize power distribution networks (PDN) and electromigration (EM) reliability in multi-die packaging environments
  • Work with package and system engineers to optimize die-to-die interconnect, bump placement, and TSV integration
  • Collaborate with RTL designers, DFT engineers, and backend teams to ensure seamless integration
  • Implement ECOs (Engineering Change Orders) and efficiently iterate design revisions
  • Utilize Git-based version control workflows for design database management and collaborative development
  • Identify and resolve congestion, signal integrity (SI), and crosstalk issues in complex designs
Read More
Arrow Right

Senior/Expert Hardware Design Engineer

CS Group Canada is seeking a Senior/Expert Hardware Design Engineer to contribut...
Location
Location
Canada , Montréal
Salary
Salary:
Not provided
https://www.soprasteria.com Logo
Sopra Steria
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelor’s or Master’s degree in Electrical or Electronic Engineering (or equivalent)
  • Minimum 5 years of experience in the development and validation of Complex/Airborne Electronic Hardware (CEH/AEH)
  • Strong expertise in avionics certification standards (DO-254, ideally with exposure to DO-178C/ARP4754A)
  • Solid understanding of avionics architectures and experience with safety-critical systems (flight control, flight management)
  • Proficiency in FPGA, ASIC, SoC, or electronic board design and validation
  • Familiarity with simulation, testing, and verification tools
  • Strong communication skills and technical writing abilities
  • Proficiency in both French and English
Job Responsibility
Job Responsibility
  • Design, develop, and validate complex electronic modules (FPGA, CPLD, electronic boards, ASIC, etc.) in an avionics context
  • Contribute to planning and execution of DO-254 certification activities (requirements definition, design, verification, traceability)
  • Draft and update associated documentation (plans, requirements, test procedures, verification reports)
  • Perform analysis and resolution of hardware anomalies in collaboration with system and software teams
  • Participate in technical reviews, customer interactions, and certification authority meetings
  • Provide technical support for the integration of safety-critical avionics systems (flight control, flight management, interface units)
  • Contribute to continuous improvement of hardware development processes and verification methodologies
What we offer
What we offer
  • Hybrid Work
  • Industry leading medical, dental, and vision Insurance
  • Access to a telemedicine service
  • RRSP program
  • Personal and sick days
  • Recreation room with pool table and foosball table
  • Fulltime
Read More
Arrow Right

Senior Manager, Hardware Engineering

We are looking for a highly skilled and dynamic Senior Hardware Manager to join ...
Location
Location
United States , San Jose
Salary
Salary:
148000.00 - 340500.00 USD / Year
https://www.hpe.com/ Logo
Hewlett Packard Enterprise
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelor’s or master’s degree in electrical engineering, Computer Engineering, or a related field
  • Minimum 8 years of management experience in hardware development, with hands-on experience in Contract Manufacturing (CM) and Original Design Manufacturer (ODM) development methodologies
  • Strong background in hardware design, prototyping, and manufacturing processes, including board design, FPGA design, high-power SoC based systems, and CPU subsystem design
  • Proven track record of managing product development for Networking (switching/routing/security) Systems
  • Excellent understanding of supply chain management, production schedules, and cost optimization
  • Strong leadership and team management skills, with experience leading cross-functional teams
  • Demonstrated ability to manage multiple projects simultaneously and lead teams to meet deadlines and business objectives
  • Excellent communication and interpersonal skills, with the ability to negotiate and manage vendor, partner, and customer relationships
  • Strong problem-solving skills, ability to troubleshoot complex hardware development challenges, and attention to detail.
Job Responsibility
Job Responsibility
  • Lead, manage, and mentor a hardware development team, ensuring high performance, innovation, and effective collaboration across design, engineering, and manufacturing teams
  • Oversee the entire hardware lifecycle from concept through production, ensuring projects are delivered on time, within budget, and to the highest quality standards
  • Work closely with ODM partners to drive hardware design, manufacturing and assembly processes, ensuring quality, cost-effectiveness, and timely production
  • Collaborate with hardware and software architects, software development and test teams, and product management teams to define hardware requirements, specifications, and timelines
  • Ensure hardware meets product requirements by managing bring-up and lab testing activities
  • Drive DVT testing, validation, and certification processes
  • Identify and mitigate risks associated with hardware design, production, and supply chain issues
  • Oversee the development of hardware prototypes with focus on continuous improvement and eventual release to production
  • Drive and participate in reviews of design documentation, schematics and PCB designs, and hardware test plans
  • Develop and implement processes to improve hardware performance, reliability, and manufacturability
What we offer
What we offer
  • Health & Wellbeing
  • Personal & Professional Development
  • Unconditional Inclusion
  • Fulltime
Read More
Arrow Right

Staff Engineer, ASIC Development Engineering

Are you ready to push the boundaries of what's possible in technology? Join the ...
Location
Location
India , Bengaluru
Salary
Salary:
Not provided
sandisk.com Logo
Sandisk
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelor’s or master’s degree in electrical engineering, Computer Engineering, or a related field with 5-8 years of experience
  • Proven experience in ASIC RTL design, with a strong grasp of Verilog/System Verilog
  • Strong understanding of SoC architecture, AMBA protocols (AXI/AHB/APB), interconnects and peripherals for debug
  • Prior knowledge of Power Intent format (UPF) and Timing Constraints (SDC) is a must
  • Proficiency in scripting languages (e.g., Python, TCL) for automation
  • Hands-on with EDA tools (simulation, lint, CDC, synthesis, formal verification)
  • Strong problem-solving skills and the ability to thrive in a dynamic environment
  • Excellent communication and teamwork abilities
Job Responsibility
Job Responsibility
  • Innovate and develop RTL code for complex ASICs
  • Contribute in SoC subsystems related to CPU complex, DDR, Host, Flash, Debug, Clocks, resets, Power domains etc. for top of the line flash controllers
  • Ensure robust design methodologies including Lint, CDC, RDC, CLP and FC-Elab
  • Utilize advanced AI-driven tools, including GitHub Copilot, to streamline the design process
  • Collaborate with DFT, PD, Hardware and Firmware teams for delivering the most optimal solution
  • Work along side with the SoC Managers and SoC Leads to deliver best-in-class solution
  • Stay abreast of the latest industry trends and emerging technologies in AI and ASIC design
  • Fulltime
Read More
Arrow Right

Manufacturing/IO Debug Engineer

We do exciting product development for leading-edge technology that will power t...
Location
Location
Malaysia , Penang
Salary
Salary:
Not provided
amd.com Logo
AMD
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Knowledge or working experience on GPU architecture, X86 architecture, SoC design and power management features
  • Experience with SOC (System-On-Chip), Firmware and Software interaction
  • Software programming and scripting proficiency (Java, Shell script, Perl, Ruby, Python)
  • Proficiency in Windows, and Linux operating systems
  • Strong and effective presentation, written and verbal communication skills, and the ability to work with geographically distributed product engineering teams
  • Excellent interpersonal, organizational, and analytical skills
  • 8 years or more industry experience
  • BS/MS Electrical Engineering, Computer Engineering, or comparable disciplines
Job Responsibility
Job Responsibility
  • Accountable to drive and develop SLT Test Program infrastructure to meet business milestone, cost and quality in system level
  • Solves complex, novel, and non-recurring problems
  • initiates significant changes to existing processes/methods and leads development and implementation
  • Conduct engineering evaluations and analysis to drive closure of production issues
  • Develop and architect SLT logging or data collection flow in manufacturing
  • Influences technical decisions that have a significant impact on final product
  • Involves collaboration on or assuming the consultative or leadership responsibilities for a specific project or for product development initiatives
  • May provide technical supervision or mentoring junior engineers
  • Upscale overall team capabilities on low level system debug for AMD data center product families
Read More
Arrow Right

Principal Silicon IP Program Manager

Microsoft Silicon, Cloud Hardware, and Infrastructure Engineering (SCHIE) is the...
Location
Location
United States , Hillsboro
Salary
Salary:
139900.00 - 274800.00 USD / Year
https://www.microsoft.com/ Logo
Microsoft Corporation
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Doctorate in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 3+ years technical engineering experience OR Master's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 6+ years technical engineering experience OR Bachelor's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 8+ years technical engineering experience OR equivalent experience
  • Ability to meet Microsoft, customer and/or government security screening requirements are required for this role
  • This role will require access to information that is controlled for export under export control regulations
  • BS/MS degree in Electrical, Computer Engineering, Computer Science, or related field, OR equivalent work experience
  • 8+ years of experience (12+ in lieu of degree) in CPU and SOC design, including technical leadership roles, delivering successful products from conception to functional silicon for revenue
  • Demonstrated history of strong stakeholder management
  • Outstanding interpersonal skills and the ability to motivate, inspire, and lead cross-functional teams
  • Technical background in either IP or SOC design
  • 12+ years of technical engineering experience
  • Experience negotiating and working with industry Silicon IP vendors through the entire lifecycle from definition to post-silicon
Job Responsibility
Job Responsibility
  • Strategic IP Roadmap & Portfolio Management: Drive IP roadmap planning across multiple IP tracks. Ensure cataloging and validation of legacy IPs for reuse and traceability. Drive end-to-end process consistency across IP blocks for customer engagement, IP release management, IP milestones, and IP support & maintenance
  • Executive Communication & Status Reporting: Lead regular meetings with technical leads to compile high-level status updates. Prepare and present executive summaries articulating risks, milestones, and dependencies. Translate technical progress into business-relevant insights for leadership
  • Data Analysis & Insight Generation: Interpret dashboard metrics and trend data to identify risks and opportunities. Summarize complex technical data into actionable insights for decision-making. Monitor milestone health using tools like DV regression dashboards and synthesis timing reports
  • Deliverables & Partnership Agreements: Track deliverables and timelines defined during the Partnership Agreement phase. Ensure alignment across cross-functional teams on customer requirements and delivery goals
  • Risk Mitigation & Milestone Management: Identify schedule buffers and proactively manage risks to milestone delivery, adjusting tracking cadence as needed. Coordinate across design, DV, firmware, and platform teams to resolve blockers. Escalate issues and initiate parallel paths when needed
  • Financial Oversight & Vendor Coordination: Track IP license needs, vendor dependencies, and lab resources. Manage budget alignment and vendor SOWs, ensuring timely closure and compliance
  • Fulltime
Read More
Arrow Right