CrawlJobs Logo

SOC Architect

vodafone.com Logo

Vodafone

Location Icon

Location:
Czech Republic , Praha

Category Icon

Job Type Icon

Contract Type:
Not provided

Salary Icon

Salary:

Not provided

Job Description:

We are looking for a SOC Architect who specializes in Microsoft Sentinel or other SIEM system. This person will develop the detection and automation strategy for Microsoft 365, Azure, and Defender XDR while maintaining hands-on capabilities for creating detections, KQL queries, playbooks, and integrations. This multifaceted role encompasses architecture, design, governance, implementation, and standardization, and is essential for building a SOC ready for 24/7 operations. The environment includes a mix of vendors, so this is not a purely Microsoft role. The architect will also incorporate integration logic from third-party security technologies.

Job Responsibility:

  • Develop and maintain advanced threat detection scenarios using open-source and vendor-based tools
  • Deploy, configure, and manage security technologies, including SIEM, SOAR, SaST/DaST Tools
  • Automate incident response and security processes using scripting and programming languages such as Python, Bash, PowerShell, and Java
  • Conduct threat research and hunting, leveraging frameworks like MITRE ATT&CK and MITRE Shield
  • Manage and maintain SOC technologies and security processes, ensuring optimal performance and continuous improvement
  • Utilize threat intelligence services, malware sandboxes, and forensic tools to detect and analyze malicious activity
  • Develop, deploy, and manage security automation workflows in SOAR platforms to streamline incident response and SOC operations
  • Develop and implement detection engineering lifecycle tools and methodologies
  • Design and implement use cases, playbooks, and automation scripts for threat detection, enrichment, and response
  • Assess and enhance information security processes, recommending and implementing improvements
  • Collaborate with cross-functional teams to improve security posture and align security strategies with business objectives

Requirements:

  • 5+ years of experience in cybersecurity roles such as SOC engineering, incident response, security consulting, penetration testing, or red teaming
  • Strong knowledge of Sentinel SIEM/SOAR, endpoint security, IDS/IPS, firewalls, and network security technologies
  • Experience developing detection logic for SIEM platforms and responding to advanced threats
  • Experience with API integrations to enhance automated security workflows
  • Strong understanding of cloud security controls, including Azure, AWS and SaaS architectures
  • Knowledge of global cybersecurity standards
  • Cybersecurity Certifications and Microsoft certifications
  • Excellent written communication skills, with the ability to document findings and provide risk-based remediation recommendations
  • Minimum English B2 and fluent Czech language

Nice to have:

Experience with multiple SIEM (Splunk, QRadar, Elastic) or SOAR platforms.

What we offer:
  • Annual bonus
  • 5 weeks of vacation
  • 5 personal days
  • 16 weeks vacations for new parents
  • mobile phone and unlimited tariff
  • 24 000 benefit points per year to use in cafeteria
  • Option to use the uLékaře.cz service
  • Office located on a metro line with amenities
  • Access to rental bikes
  • Access to gym in the building

Additional Information:

Job Posted:
March 22, 2026

Work Type:
Hybrid work
Job Link Share:

Looking for more opportunities? Search for other job offers that match your skills and interests.

Briefcase Icon

Similar Jobs for SOC Architect

Principal SoC Architect

At Arm an SoC Architect is a technical role responsible for architecting and des...
Location
Location
United States , San Diego; Austin; Chandler; Raleigh
Salary
Salary:
241100.00 - 326100.00 USD / Year
arm.com Logo
ARM
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Significant experience in architecting scalable SoCs on groundbreaking nodes across multiple market segments
  • Expertise in multiple of the following areas: heterogeneous compute architectures, power management, clocking, coherent and non-coherent interconnect, PCIe/CXL, multi-level caching architecture, functional profiling & debug, security and access control, virtualization, memory hierarchies, sophisticated 2.5D/3D packaging, performance / power modeling & estimation, soft real-time accelerators, DRAM memory technologies.
  • Excellent presentation, interpersonal and communication skills. Able to present at executive level inside and outside of Arm.
  • Bachelor's or Master’s degrees in Electrical or Computer Engineering and 10 years of experience in a senior development or leadership position within semiconductor industry
  • Ability to influence at all levels, across engineering and business organizations internal and external to Arm, in their peer group, across execution, strategy and change.
Job Responsibility
Job Responsibility
  • Design and develop Arm’s SoC architecture based on Arm product IP and system architecture to meet the requirements of best-in-class compute across our market segments.
  • Work proactively across Arm’s architecture and core technology teams to ensure a roadmap of architecture platforms and technology feature development supporting the needs of groundbreaking SoCs
  • Collaborate with a team of SoC architects with the expertise to leave no stone unturned in the quest to design world-leading SoCs. Ability to scale across multiple partners and deliver multiple engagements in parallel.
  • Collaborate with core, technology and software teams to optimize the end-to-end platform solutions
  • Participate in identifying the key use cases and workloads showcasing the best of Arm IP/platform
  • Work with engineering teams across Arm to coordinate on-time delivery of Arm IP into SoCs, and work together to ensure that what we learn from SoC development shapes how we develop future IP.
  • Drive innovation and continuous improvement in SoC architecture staying up to date on industry trend and new technologies
  • Participate and drive partner/customer specific architecture discussions. Bring specifications to a mature stage allowing design and implementation teams to engage actively
What we offer
What we offer
  • Health and Wellness
  • Work and Life Success
  • Financial Rewards
  • Development and Support
  • Fulltime
Read More
Arrow Right

Senior Staff Silicon Design Engineer (Design Verification)

At AMD, our mission is to build great products that accelerate next-generation c...
Location
Location
Malaysia , Penang
Salary
Salary:
Not provided
amd.com Logo
AMD
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Strong experience in ASIC/SoC design
  • Strong hands-on verilog development experience, familiar with scripting languages like Perl
  • Good experience on complicate hub,control IP design
  • Strong problem solving, independent thinking, teamwork and communication skills
  • Bachelor or Master degree in E&E or Computer Engineering. (Preferred Master Degree)
Job Responsibility
Job Responsibility
  • Own part of IP feature design with cooperation with other designers
  • As one of IP design team members, own for IP level design work, including architecture define (partly own or join), spec documentation, RTL coding, RTL delivery and signoff
  • The target IP is used for all AMD mainstream products, product generation upgrade, reusability and scalibility need to be considered in architecture define and RTL maintain, as well as compliant to system application and sw/fw/hw cooperation.
  • Need to co-work with other teams closely, include communication with AMD global soc architect and IP architect, closely work with verification team, trace and support backend work, silicon validation support.
What we offer
What we offer
  • AMD benefits at a glance.
Read More
Arrow Right
New

Systems Design Engineer

WHAT YOU DO AT AMD CHANGES EVERYTHING At AMD, our mission is to build great prod...
Location
Location
China , Shanghai
Salary
Salary:
Not provided
amd.com Logo
AMD
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • BS or above in Electrical/Electronic/Power Engineering, or related field
  • 10+ years of hands-on experience in power hardware design, preferably for laptop platforms
  • Proficiency in mobile products, including battery technology/management, battery fuel gauge operation/calibration
  • Proficiency in charger, firmware-level settings for BIOS/UEFI and Embedded Controllers (EC)
  • Expertise in hardware power management, in-depth knowledge of System & SoC power states (ACPI, C-States, P-States) and low-power modes for peripherals (display, Wi-Fi, SSD, USB)
  • Proficiency in DC-DC converter topologies (buck, boost, multiphase), PWM controllers, MOSFET, and power stage
  • Experience with simulation tools (e.g., Simplis, SPICE, PowerDC, Ansys SIWave)
  • Strong knowledge of PCB layout considerations for power circuits (e.g., parasitic reduction)
  • PDN and PI analysis capability is a plus
  • Familiarity with lab equipment: oscilloscopes, spectrum analyzers, and power integrity test setups
Job Responsibility
Job Responsibility
  • Own the endtoend power architecture for x86 platforms (desktop, notebook, or server), spanning APU/CPU, memory, chipset, PCIe, and auxiliary power rails
  • Design, simulate, and optimize high-efficiency DC-DC power solutions for battery life and high-performance CPU/APU platforms
  • Schematic design, PCB layout reviews, and component selection to meet power delivery requirement (e.g., voltage ripple, transient response, efficiency etc.)
  • Collaborate with cross-functional teams (Arch, EE, thermal, layout, SI/PI etc.) to delivery motherboard reference board on time
  • Conduct PDN(power delivery network) simulation and analysis, ensure power integrity
  • Handle system-level power optimization, from platform hardware (SoC, display, WIFI, SSD, charger, connectivity etc.) to firmware (BIOS/UEFI, EC), ensuring superior battery life
  • Perform fullstack idle power breakdown, measurement, and bottleneck identification
  • Own batterylife KPI improvements across platform/silicon / firmware / system layers
  • Improve VR/PDN lightload efficiency and cooperate with power architecture teams
  • Drive display idle power optimization through PSR, DCN, refreshrate and driver improvements
  • Fulltime
Read More
Arrow Right

Principal Engineer, ASIC Development Engineering (Frontend Architect - AI Storage Solutions)

In this Frontend Architect position, you will develop AI Storage Solutions based...
Location
Location
India , Bangalore
Salary
Salary:
Not provided
sandisk.com Logo
Sandisk
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelors or Masters or PhD in Computer/Electrical Engineering with 8+ years of hands-on Architecture experience authoring specifications
  • Strong technical background architecting SoC and I/O subsystems involving PCIe and PCIe-DMA engines, or UCIe or CXL or UAL
  • Strong IO subsystem microarchitecture, technical, and working knowledge of the PCIe/UCIe protocol specifications
  • Knowledge of I/O Subsystem and DMA interactions with internal embedded processor-subsystems (x86, RISC-V or ARM) and external host CPU
  • Good understanding of computer/graphics architecture, ML, LLM
  • Architecting an GPU/TPU/xPU Accelerator systems with optimized high bandwidth memory hierarchy and frontend architecture for multi-trillion parameter LLM training/inference including Dense, Mixture of Experts (MoE) with multiple modalities (text, vision, speech)
  • Deep experience optimizing large-scale ML systems, GPU architectures
  • Proficiency in principles and methods of microarchitecture, software, and hardware relevant to performance engineering
  • Multi-disciplinary experience, including familiarity with Firmware and ASIC design
  • Expertise in CUDA programming, GPU memory hierarchies, and hardware-specific optimizations
Job Responsibility
Job Responsibility
  • Responsible for driving the SoC architecture, with a particular focus on I/O subsystems connected over UCIe, PCIe, UAL or CXL
  • Define I/O subsystem and PCIe DMA architectures, including their interactions with internal embedded processor-subsystems, Network on Chip, Memory controllers, and FPGA fabric
  • Create flexible and modular I/O subsystem architectures that can be deployed in either chiplet, monolithic or 3D form factors
  • Work with customers, and cross-functional teams to scope SoC requirements, analyze PPA tradeoffs, and then define architectural requirements that meet the PPA and schedule targets
  • Define I/O subsystem and DMA hardware, software, and firmware interactions with embedded processing subsystems and SoC CPUs on the device side and Host CPUs
  • Author architecture specifications in clear and concise language. Guide and assist pre-silicon design/verification and post-silicon validation during the execution phase
  • Responsible for improving the AI/ML ASIC Architecture performance through hardware & software co-optimization, post-silicon performance analysis, and influencing the strategic product roadmap
  • LLM Workload analysis and characterization of ASIC and competitive datacenter and AI solutions to identify opportunities for performance improvement in our products
  • Experience architecting one or some components of AI/ML accelerator ASICs such as HBM, PCIe/UCIe/CXL, NoC, DMA, Firmware Interactions, NAND, xPU, fabrics, etc
  • Drive the AI Storage Solutions frontend system architecture with GPU/TPU/NPU/xPU to match or exceed the nextgen HBM bandwidth
  • Fulltime
Read More
Arrow Right

System Architect - BSP

Wind River is seeking an experienced developer to join the Helix Virtualization ...
Location
Location
India , Bangalore
Salary
Salary:
Not provided
aptiv.com Logo
Aptiv plc
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • BTech/MTech in Computer Science, Electrical/Computer Engineering, or equivalent
  • 14+ years experience in embedded software development, including BSP, HAL, bootloader, and device driver architecture
  • Strong knowledge of: Armv7/Armv8-A, Intel x86/64, or PowerPC architecture
  • MMU, cache, interrupt handling, SMP/AMP, timers, DMA, secure boot
  • Hardware virtualization mechanisms (Arm VE, VT-x, IOMMU, SMMU)
  • Proven experience with RTOS or hypervisor-based systems (VxWorks, QNX, HVP, Linux, FreeRTOS)
  • Strong proficiency in C and low-level debugging using JTAG, Lauterbach, and hardware probes
Job Responsibility
Job Responsibility
  • Define the architecture, design patterns, and standards for BSPs, HAL, bootloaders, and low‑level drivers for VxWorks and HVP
  • Create scalable, reusable BSP frameworks supporting heterogeneous SoCs and multi-core architectures
  • Guide the integration of virtualization technologies, partitioning, and safety‑critical design into BSP components
  • Lead system-level bring-up on Arm/Intel/PowerPC SoCs including MMU, cache, virtualization extensions, interrupt controllers, timers, security engines, and SoC interconnects
  • Architect and review drivers for high-speed peripherals: PCIe, Ethernet, USB, GPIO, DMA, UART, storage (eMMC/SD), and other SoC IPs
  • Ensure BSP designs meet performance, determinism, and safety (DO‑178C, IEC 61508, ISO 26262) requirements
  • Work with product management and system architects to define roadmaps and translate customer needs into deliverable architectures
  • Guide global engineering teams in implementation, reviews, optimization, and debugging
  • Support customer engagements as a technical authority for complex architectural decisions
  • Drive improvements in BSP development processes, coding guidelines (MISRA/CERT), certification readiness, and CI/CD pipeline adoption
  • Fulltime
Read More
Arrow Right

Senior SoC Performance Verification Engineer

Microsoft Silicon, Cloud Hardware, and Infrastructure Engineering (SCHIE) is the...
Location
Location
United States , Raleigh
Salary
Salary:
119800.00 - 234700.00 USD / Year
https://www.microsoft.com/ Logo
Microsoft Corporation
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Doctorate in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 1+ year(s) technical engineering experience
  • OR Master's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 4+ years technical engineering experience
  • OR Bachelor's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 5+ years technical engineering experience
  • OR equivalent experience.
  • Ability to meet Microsoft, customer and/or government security screening requirements
  • This role will require access to information that is controlled for export under export control regulations
  • BS/MS in Electrical Engineering, Computer Engineering, Computer Science or related degree.
  • Performance verification experience through at least one end-to-end tapeout.
  • 6+ years of experience working on Computer Architecture and SoC design and verification principles, including using industry standard HDLs like System Verilog/UVM.
  • Experience developing tests targeting emulation platforms, including C/C++ and accelerated VIP content.
Job Responsibility
Job Responsibility
  • Own a novel performance verification endeavor, driving methodology for the current and future Cobalt programs.
  • Work with performance, IP, and SoC architects to identify and correlate on key performance indicators.
  • Become knowledgeable on the overall SoC architecture, understanding performance-critical datapaths and configurations.
  • Develop verification strategy, test plans, requirements, environments, tools, and methodologies.
  • Create performance tests, debug correlation mismatches to root cause, and recommend fixes.
  • Engage with partners to drive continuous improvement to both the design, to verification plans/collateral, and to methodology to prevent, reduce, and/or find bugs sooner, more easily, or more reliably.
  • Mentor and coach team members
  • Apply your One Microsoft mentality to collaborate with and influence architects, logic designers, post-silicon validators, other verification engineers, and IP and tool providers.
  • Embody our culture and values.
  • Fulltime
Read More
Arrow Right

Technical Leader – Automotive Embedded Systems

Help shape the future of mobility. Imagine a world with zero vehicle accidents, ...
Location
Location
India , Bangalore
Salary
Salary:
Not provided
aptiv.com Logo
Aptiv plc
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Operating System Primitives: Threads, semaphores, mutexes, socket programming
  • IPC Mechanisms: Named pipes, shared memory
  • Low-Level Software Design Patterns: Strong embedded design principles
  • Vision Pipeline Development: GStreamer, OpenVX, OpenCL
  • Device Drivers: Camera drivers, vision pipeline, embedded file operations
  • Thread Synchronization & Inter-Core Communication: Queuing mechanisms, thread alignment
  • Version Control: Git, Gerrit
  • SoC Experience: TI, Renesas, NXP, Qualcomm automotive SoCs
  • OS Expertise: Linux system programming, QNX, VxWorks
Job Responsibility
Job Responsibility
  • Architect and develop low-level software components for automotive SoCs
  • Implement OS-level primitives: threads, semaphores, mutexes, socket programming
  • Design and optimize IPC mechanisms: named pipes, shared memory
  • Develop and maintain device drivers (camera, vision pipeline) and embedded file operations
  • Work on Linux, QNX, VxWorks system programming for real-time and safety-critical applications
  • Utilize frameworks like GStreamer, OpenVX, and OpenCL for vision and multimedia pipelines
  • Implement thread synchronization, queuing mechanisms, thread alignment, and inter-core communication
  • Collaborate with cross-functional teams for integration and validation on SoCs from TI, Renesas, NXP, Qualcomm
  • Apply low-level software design patterns and logical problem-solving for complex embedded systems
  • Manage version control and code review processes using Git and Gerrit
What we offer
What we offer
  • Hybrid and flexible working hours
  • Higher Education Opportunities (UDACITY, UDEMY, COURSERA are available for your continuous growth and development)
  • Life and accident insurance
  • Sodexo cards for food and beverages
  • Well Being Program that includes regular workshops and networking events
  • EAP Employee Assistance
  • Access to fitness clubs (T&C apply)
  • Creche facility for working parents
  • Fulltime
Read More
Arrow Right

Lead Automotive Embedded Systems (Linux System Programming & SoC Integration)

Help shape the future of mobility. As an Advanced FuSa Engineer , you will be wo...
Location
Location
India , Bangalore
Salary
Salary:
Not provided
aptiv.com Logo
Aptiv plc
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • A graduate in BE/B.Tech (Electricals/ Electronics/ Instrumentation, Robotics) with 12–18 years of experience, including a minimum of 4 years in Functional Safety with hands-on SW development, Safety Analysis, and Tool Qualification
  • Operating System Primitives: Threads, semaphores, mutexes, socket programming
  • IPC Mechanisms: Named pipes, shared memory
  • Low-Level Software Design Patterns: Strong embedded design principles
  • Vision Pipeline Development: GStreamer, OpenVX, OpenCL
  • Device Drivers: Camera drivers, vision pipeline, embedded file operations
  • Thread Synchronization & Inter-Core Communication: Queuing mechanisms, thread alignment
  • Version Control: Git, Gerrit
  • SoC Experience: TI, Renesas, NXP, Qualcomm automotive SoCs
  • OS Expertise: Linux system programming, QNX, VxWorks
Job Responsibility
Job Responsibility
  • Architect and develop low-level software components for automotive SoCs
  • Implement OS-level primitives: threads, semaphores, mutexes, socket programming
  • Design and optimize IPC mechanisms: named pipes, shared memory
  • Develop and maintain device drivers (camera, vision pipeline) and embedded file operations
  • Work on Linux, QNX, VxWorks system programming for real-time and safety-critical applications
  • Utilize frameworks like GStreamer, OpenVX, and OpenCL for vision and multimedia pipelines
  • Implement thread synchronization, queuing mechanisms, thread alignment, and inter-core communication
  • Collaborate with cross-functional teams for integration and validation on SoCs from TI, Renesas, NXP, Qualcomm
  • Apply low-level software design patterns and logical problem-solving for complex embedded systems
  • Manage version control and code review processes using Git and Gerrit
What we offer
What we offer
  • Higher Education Opportunities (UDACITY, UDEMY, COURSERA are available for your continuous growth and development)
  • Life and accident insurance
  • Well Being Program that includes regular workshops and networking events
  • EAP Employee Assistance
  • Access to fitness clubs (T&C apply)
  • Fulltime
Read More
Arrow Right