CrawlJobs Logo

Silicon Physical Design Engineer

United States, Sunnyvale 178000.00 - 250000.00 USD / Year · Job Posted March 01, 2026
Apply Position
Job Link Share

Job Description

Meta’s mission is to give people the power to build community and bring the world closer together. Our global teams are constantly iterating, solving problems, and working together to empower people around the world to build community and connect in meaningful ways. Together, we can help people build stronger communities. We are just getting started. Reality Labs focuses on delivering Meta's vision through creating advanced AI enabled wearables. The compute performance and power efficiency requirements of wearables require custom silicon. Reality Labs Silicon team is driving the state-of-the-art forward with breakthrough work in AI, augmented reality, computer vision, machine learning, graphics, displays, and sensors Our chips will enable wearable devices where our real and virtual world will mix and match throughout the day. We believe the only way to achieve our goals is to look at the entire stack, from transistors, through architecture, firmware, and algorithms. In this position, you will work with Machine Learning (ML) front-end and back-end hardware designers to drive the Physical design implementation of ML compute blocks in advanced technology nodes and develop custom methodologies to optimize the PPA of the design.

Job Responsibility

  • Develop and own physical design implementation of multi-hierarchy low-power ML Hardware design including physical-aware logic synthesis, floorplan, place and route, static timing analysis, IR Drop, EM, and physical verification in advanced technology nodes
  • Resolve design and flow issues related to physical design, identify potential solutions, and drive execution
  • Collaborate with ML architects and designers to understand the ML workloads and develop custom physical design methodologies and recipes to optimize the PPA of ML compute datapath design blocks
  • Work across disciplines, brainstorm big ideas, work in new technology areas, juggle/coordinate multiple initiatives, drive a concept into a prototype and ultimately guide the transition into a high-volume consumer product
  • Travel both domestically and internationally

Requirements

  • Bachelor's degree in Computer Science, Computer Engineering, relevant technical field, or equivalent practical experience
  • 8+ years of experience in ASIC Physical Design
  • Understanding of RTL2GDSII flow and design tapeouts in 3nm or below process technologies
  • Experience with low power implementation, power gating, multiple voltage rails, UPF knowledge
  • Experience working with EDA tools like Fusion Compiler, ICC2/Innovus, Primetime, RedHawk
  • Experience with Python, TCL, Perl programming

Nice to have

  • Experience running physical-aware logic synthesis and achieving optimal synthesis QoR on low power designs
  • Master/PhD degree in EE/CS or equivalent areas
  • Experience with custom or regular clock tree synthesis implementation at block level or top level, and clock power reduction techniques
  • Knowledge of static timing analysis and concepts, defining timing constraints and exceptions, corners/voltage definitions
  • Experience in Block-level and Full-chip floor-planning and power grid planning

What we offer

  • bonus
  • equity
  • benefits

Looking for more opportunities?

Search for other job offers that match your skills and interests.

Similar Jobs for

Silicon Physical Design Engineer

8 matching positions

Staff Silicon Design Engineer (Physical Design)

We are looking for an adaptive, self-motivative Back End Physical Design enginee...
Location
Location
Malaysia , Penang
Salary
Salary:
Not provided
amd.com Logo
AMD
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • 9 years professional experience in the semiconductor industry
  • Experience in FinFET & Dual Patterning nodes such as 16/14/12 and sub-10nm nodes
  • High-frequency design experience
  • Excellent physical design and timing background
  • Synopsys Tools Experience Not a Must But Preferred
  • MNC experience is a plus
  • Familiarity with all Design areas and tools and solid understanding of design/technology interactions
  • Good understanding of computer organization/architecture
  • Strong analytical/problem solving skills and pronounced attention to details
  • Must be a self-starter, and able to independently drive tasks to completion
Job Responsibility
Job Responsibility
  • Involves in Floorplan, Physical Implementation of Power-plan, Synthesis, Placement, CTS, Timing Closure, Routing, Extraction, Physical Verification (DRC & LVS), Crosstalk Analysis, EM/IR
  • Experience in handling different PNR tools - Synopsys Design Compiler, ICC2, ICC, Fusion Compiler, PrimeTime, StarRC, Mentor Graphics Calibre, Apache Redhawk
  • Involvement in not only Physical design, but also STA & timing closure, authoring methodology scripts in Tcl, Perl and/or Python
  • Good knowledge in Physical design, STA, methodology scripts (Tcl), knowledge on Perl, Python
  • Hands on experience on 16nm, 14nm, 12nm, and sub-10nm projects
  • Fulltime
Read More
Arrow Right

AI Silicon Physical Design Engineer

Cerebras Systems builds the world's largest AI chip, 56 times larger than GPUs. ...
Location
Location
United States , Sunnyvale
Salary
Salary:
150000.00 - 250000.00 USD / Year
cerebras.net Logo
Cerebras Systems
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • 10+ years of physical design & physical verification experience.
  • Strong knowledge of block level and full-chip physical verification methodology.
  • Strong experience in block/subsystem timing closure.
  • Expert at optimizing for the best power/performance and area.
  • Experience with the complete physical design flow.
  • Expert with ICV or Calibre tools resolving block and full-chip DRC and LVS issues.
  • Expert with IR/EM analysis and resolution.
  • Good understanding of full chip floor planning and integration.
  • Strong ability in scripting languages like Tcl and Python. Ability to make flow enhancements.
  • Demonstrated ability to work with RTL teams to optimize for physical design.
Job Responsibility
Job Responsibility
  • Excelling in synthesizing, placing, and routing high speed designs.
  • Experiencing the full spectrum of physical design and implementation.
  • Collaborating closely with the RTL team.
  • Integrating blocks seamlessly into the full-chip architecture.
What we offer
What we offer
  • Build a breakthrough AI platform beyond the constraints of the GPU.
  • Publish and open source their cutting-edge AI research.
  • Work on one of the fastest AI supercomputers in the world.
  • Enjoy job stability with startup vitality.
  • Simple, non-corporate work culture that respects individual beliefs.
  • Fulltime
Read More
Arrow Right

Silicon Design Engineer

CIT (Chiplet Interconnect Technology) team delivers industry leading high-perfor...
Location
Location
China , Shanghai
Salary
Salary:
Not provided
amd.com Logo
AMD
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Experience in digital front-end implementation, including micro-arch. definition
  • Experience with state-of-the-art industry standard digital tools
  • RTL design experience with multi-clock, high frequency designs
  • Knowledge in digital RTL Design and Implementation
  • Basic understanding in high-speed I/O protocols (PCIe, UCIe…)
  • Candidate is preferred to be MSEE or BSEE with 6+ years experience in digital ASIC design.
Job Responsibility
Job Responsibility
  • Defining and implementing the RTL of a new AMD chiplet interconnect IP
  • Participate in RTL implementation for functional blocks of the IP
  • Optimize RTL implementation from implementation perspective in cooperation with RTL and Architecture teams
  • Optimization of physical implementation in cooperation with Physical Design team
  • Synthesis, Equivalence Checking, Clock-Domain Crossing (CDC) Analysis, Area/Power optimizations, Linting, Static Timing Analysis (STA)
  • Fulltime
Read More
Arrow Right

Silicon Design Engineer

A Front-End Silicon Design and Integration (FEINT) Engineering role in our GFX M...
Location
Location
China , Shanghai
Salary
Salary:
Not provided
amd.com Logo
AMD
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Proven understanding of RTL design, synthesis, and ECO principles
  • Excellent knowledge with FE design tools such as Design/Fusion Compiler, Prime Time, Power Artist, PtPx, etc.
  • Proficient with Verilog, C/C++ and other scripting languages (e.g. Tcl, Ruby, Perl, Python and Makefile)
  • Excellent skills with Unix/Linux environment
  • Familiar with RTL coding techniques for competitive PPA-measured QoR
  • Familiar with RTL coding style for clean check on design rules (LINT, CDC, etc.)
  • Good understanding of gate level circuit design and physical level design concept and methodology
  • Familiar with VCS/Verdi
  • Excellent communication skills in English (both written and oral)
  • Self motivated, and committed to achievement
Job Responsibility
Job Responsibility
  • Develop RTL synthesis strategy and scripts to perform synthesis, timing path analysis and PPA analysis (performance, power, area) at subsystem level as well as at block level RTL designs to drive for continued improvement of QoR (quality of result)
  • Develop power redux strategy such as hierarchical CG (clock gating) at multiple levels including RTL and gate level, to ensure power target attainment
  • Develop ECO strategy, perform netlist and/or conformal assisted RTL ECOs, perform LEC on resulting netlists and resolve discrepancies
  • Develop, adopt and automate RTL static design rule checks in collaboration with Integration and Physical design teams, triage and debug design rule violations with RTL design team, support IP integration with SoC team
  • Develop and adopt FEINT design and verification infrastructure, methodology and tools
What we offer
What we offer
  • AMD benefits at a glance
  • Fulltime
Read More
Arrow Right

Senior Silicon Design Engineer

WHAT YOU DO AT AMD CHANGES EVERYTHING: At AMD, our mission is to build great pro...
Location
Location
United Kingdom , Belfast
Salary
Salary:
Not provided
amd.com Logo
AMD
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelor’s, Master’s, or PhD in Electronic Engineering, Computer Science, or a related field
  • Hands on experience in ASIC/SoC design
  • Strong expertise in Verilog/SystemVerilog (or VHDL)
  • Proven experience delivering complex digital hardware systems to silicon
  • Solid understanding of microarchitecture and hardware/software trade-offs
  • Experience with industry-standard ASIC design, simulation, and synthesis flows
  • Strong debugging, analytical, and problem-solving skills
Job Responsibility
Job Responsibility
  • Lead the design and delivery of complex ASIC blocks for data center networking silicon
  • Contribute to and influence architecture definition and microarchitecture decisions
  • Translate system requirements into detailed specifications and high-quality RTL implementations
  • Work closely with verification, physical design, and validation teams to ensure first-silicon success
  • Drive quality, power, and area optimization across the design
  • Mentor junior engineers and contribute to engineering best practices
  • Collaborate across global teams to align on technical direction and execution
  • Fulltime
Read More
Arrow Right

Senior Silicon Design Engineer

WHAT YOU DO AT AMD CHANGES EVERYTHING  At AMD, our mission is to build great pro...
Location
Location
United Kingdom , Penicuik
Salary
Salary:
Not provided
amd.com Logo
AMD
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelor's, Master's, or PhD in Electronic Engineering, Computer Science, or a related field
  • 10+ years of experience in ASIC/SoC design
  • Strong expertise in Verilog/SystemVerilog (or VHDL)
  • Proven experience delivering complex digital hardware systems to silicon
  • Solid understanding of microarchitecture and hardware/software trade-offs
  • Experience with industry-standard ASIC design, simulation, and synthesis flows
  • Strong debugging, analytical, and problem-solving skills
Job Responsibility
Job Responsibility
  • Lead the design and delivery of complex ASIC blocks for data center networking silicon
  • Contribute to and influence architecture definition and microarchitecture decisions
  • Translate system requirements into detailed specifications and high-quality RTL implementations
  • Work closely with verification, physical design, and validation teams to ensure first-silicon success
  • Drive quality, power, and area optimization across the design
  • Mentor junior engineers and contribute to engineering best practices
  • Collaborate across global teams to align on technical direction and execution
  • Fulltime
Read More
Arrow Right

Silicon Design Engineer

At AMD, our mission is to build great products that accelerate next-generation c...
Location
Location
Singapore , Singapore
Salary
Salary:
Not provided
amd.com Logo
AMD
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Strong understanding of analog and/or digital IC design concepts
  • Familiarity with industry-standard EDA tools (Cadence Virtuoso, Synopsys, Mentor, etc.)
  • Experience or strong interest in scripting/programming (Python, SKILL, Tcl, or Perl)
  • Good problem-solving skills, attention to detail, and quality-focused mindset
  • Effective communication skills with a team-oriented and collaborative attitude
  • Positive, self-driven, and eager to learn in a fast-paced environment
  • Ability to work with global teams across multiple disciplines
  • Interest in automation, AI-assisted workflows, and next-generation engineering productivity solutions
  • Bachelor's or Master's degree in Electrical Engineering, Computer Engineering, or a related field
Job Responsibility
Job Responsibility
  • Develop, support, and maintain CAD design flows for schematic, layout, package, and physical verification
  • Define and deliver automation solutions to improve efficiency, quality, and turnaround time for design teams
  • Develop scripts, tools, and utilities (SKILL/Python/Tcl/Perl) for automation and workflow optimization
  • Support and enhance EDA tools and environments, including integration of in-house and vendor solutions
  • Work closely with design engineers to deploy, debug, and improve CAD flows
  • Assist in transforming existing engineering workflows into AI-assisted or agentic workflows, integrating intelligent automation to reduce manual effort and improve decision-making
  • Collaborate with global Mixed-Signal, CAD, and technology teams to address design and flow challenges
Read More
Arrow Right

Smts Silicon Design Engineer

We do highly challenging job in the field of full custom layouts in cutting edge...
Location
Location
India , Bangalore
Salary
Salary:
Not provided
amd.com Logo
AMD
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Custom layout expertise in lower technology
  • Digital, Analog and mixed signal layout
  • Good understanding of reliability concepts
  • Good understating of layout electrical parameters and closure
Job Responsibility
Job Responsibility
  • Handle sub cells/leaf cells that are needed to build IP/macro using CAD tools
  • Chip level integration, physical verification and electricals’ closure
  • Over time candidate will be exposed/experienced to various other fields of custom layout
  • Handle full ownership of a critical design
  • Fulltime
Read More
Arrow Right