CrawlJobs Logo

Silicon Architect

meta.com Logo

Meta

Location Icon

Location:
United States , Sunnyvale

Category Icon

Job Type Icon

Contract Type:
Not provided

Salary Icon

Salary:

146000.00 - 209000.00 USD / Year

Job Description:

Reality Labs (RL) focuses on delivering Meta's vision through AI-first devices that leverage Mixed Reality (MR) and Augmented Reality (AR). The compute performance and power efficiency requirements of Mixed and Augmented Reality require custom silicon. The Reality Labs Silicon team is driving the state-of-the-art forward with highly integrated SoCs that leverage breakthrough work in computer vision, machine learning, mixed reality, graphics, displays, sensors, and new ways to map the human body. Our chips will enable AR & MR devices that blend our real and virtual worlds throughout the day. We believe the only way to achieve our goals is to look at the entire stack, from transistors, through architecture, firmware, and algorithms. We are looking for a Silicon Architect who will collaborate with a world-class group of SoC and IP architects, modeling, development, and validation teams, firmware developers, and program managers to accelerate the development and market introduction of low power highly customized SoCs.

Job Responsibility:

  • Architecture definition and specification for improvements to the SoC chassis architecture
  • Specification for feature improvements to our chassis generators
  • Work cross-functionally with SoC and IP architecture, performance/power modeling, logic design and verification, physical implementation, firmware, CAD, and prototyping teams
  • Work effectively as an individual and in a multidisciplinary multi-site team

Requirements:

  • Bachelor's degree in Computer Science, Computer Engineering, relevant technical field, or equivalent practical experience
  • 5+ years of experience integrating SoCs or complex IP-based subsystems as a Silicon Architect or Digital Design Engineer
  • Experience in evaluating trade-offs such as speed, performance, power, area
  • Experience in employing scientific methods to debug, diagnose and drive the resolution of cross-disciplinary design issues
  • Hands-on experience in digital design, logic simulation, and performance analysis

Nice to have:

  • Experience architecting or designing chip pervasive logic such as clock generation, reset, and power management of SoCs with multiple clock and voltage domains for battery-operated systems
  • Experience deploying chip pervasive logic such as clock generation, reset, and power management of SoCs with multiple clock and voltage domains for battery-operated systems
  • Experience deploying Networks-on-Chip (NoCs) leveraging on-chip interface protocols such as AMBA AXI for heterogeneous SoCs targeting consumer or mobile devices
  • Experience with developing tools to generate RTL
  • Experience with scripting languages like Python to facilitate task automation
  • Experience collaborating in a multi-site team environment
What we offer:
  • bonus
  • equity
  • benefits

Additional Information:

Job Posted:
January 23, 2026

Job Link Share:

Looking for more opportunities? Search for other job offers that match your skills and interests.

Briefcase Icon

Similar Jobs for Silicon Architect

Senior Signal Integrity and Power Integrity Engineer

Microsoft Silicon, Cloud Hardware, and Infrastructure Engineering (SCHIE) is the...
Location
Location
United States , Raleigh
Salary
Salary:
119800.00 - 234700.00 USD / Year
https://www.microsoft.com/ Logo
Microsoft Corporation
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Doctorate in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 1+ year(s) technical engineering experience OR Master's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 4+ years technical engineering experience OR Bachelor's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 5+ years technical engineering experience OR equivalent experience
  • Ability to meet Microsoft, customer and/or government security screening requirements are required for this role. These requirements include but are not limited to the following specialized security screenings: Microsoft Cloud Background Check: This position will be required to pass the Microsoft Cloud Background Check upon hire/transfer and every two years thereafter
Job Responsibility
Job Responsibility
  • Implementing strategies for end-to-end signal integrity design from Silicon to Package, and linking to Platform to System and Cloud
  • Delivering SIPI solutions that meet the HPC demands across the entire system
  • Driving future power and signal integrity solutions for chiplet architecture with advanced packaging and advanced silicon nodes
  • Designing, modeling, and simulating SI and PI for data center processors and corresponding platforms to ensure optimized performance. Performs link/electrical simulations to validate I/O performance from platform to silicon
  • Working closely with silicon and platform architects, motherboard and package designers, thermal architects and engineers, and power and performance engineers
  • Driving the execution of architecture solutions across product lines or multiple product groups across teams that account for design trends and future concepts by leveraging cross- functional expertise, industry best practices, and lessons learned from teams working across multiple product lines
  • Driving engineering system design decisions that require collaboration between internal and external stakeholders to account for platform-specific technology decisions and develop system models based on current and anticipated feature/design needs and trade-offs
  • Fulltime
Read More
Arrow Right

Signal Integrity and Power Integrity Engineer

Microsoft Silicon, Cloud Hardware, and Infrastructure Engineering (SCHIE) is the...
Location
Location
United States , Raleigh
Salary
Salary:
100600.00 - 199000.00 USD / Year
https://www.microsoft.com/ Logo
Microsoft Corporation
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Master's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 1+ year(s) technical engineering experience OR Bachelor's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 2+ years technical engineering experience OR equivalent experience
  • MS degree with minimum 3+ years of experience in silicon/package/system signal integrity and power delivery
  • BSEE degree with minimum 5 years’ experience in silicon/package/system signal integrity and power delivery
  • Strong foundation and expert in the field of Signal and Power Integrity and delivery, System design, IP design with knowledge on product development with minimum 5 years’ experience in design and electrical modelling
  • Good working knowledge in the field of end to end system SIPI Design and Architecture
  • Industry knowledge, trends and landscape of technologies to drive development across Silicon-IP, Advanced packaging, Substrate technology, Board technology and Platform design
  • Excellent interpersonal skills including written and verbal communication, teamwork, negotiation, and presentation
  • Experience with high-speed signal design and power integrity modelling for HPC products
  • Strong foundation in advanced packaging technologies as it relates to Signal and Power integrity
  • Experience with Foundry Silicon technologies, OSAT technologies and Substrate technologies
Job Responsibility
Job Responsibility
  • SIPI engineer for compute and AI SoCs and platforms – Implement strategies for end-to-end power delivery design and signal integrity design from Silicon to Package, and linking to Platform to System and Cloud
  • Deliver SIPI solutions that meet the HPC demands across the entire system
  • Drive future power and signal integrity solutions for chiplet architecture with advanced packaging and advanced silicon nodes
  • Design, model, and simulate SI and PI (i.e., incl. IP design, voltage regulator, motherboard, CPU package, silicon, and decoupling capacitor solution) for data center processors and corresponding platforms to ensure optimized performance
  • Performs DC, AC and transient simulation to provide noise, impedance profile of the whole power delivery path and link/electrical simulations to validate I/O performance from platform to silicon
  • Work closely with silicon and platform architects, motherboard and package designers, thermal architects and engineers, and power and performance engineers
  • Drives the execution of architecture solutions across product lines or multiple product groups across teams that account for design trends and future concepts by leveraging cross- functional expertise, industry best practices, and lessons learned from teams working across multiple product lines
  • Drives engineering system design decisions that require collaboration between internal and external stakeholders to account for platform-specific technology decisions and develop system models based on current and anticipated feature/design needs and trade-offs
  • Fulltime
Read More
Arrow Right

Machine Learning Hardware Architect

In this position you will work with Machine Learning Hardware Architects, Digita...
Location
Location
United States , Sunnyvale
Salary
Salary:
212000.00 - 294000.00 USD / Year
meta.com Logo
Meta
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelor's degree in Computer Science, Computer Engineering, relevant technical field, or equivalent practical experience
  • 12+ years of experience as a Hardware Design Engineer or Silicon Architect for production silicon shipped in volume
  • Experience in Machine Learning IPs Silicon development
  • Experience in digital design µArchitecture, RTL coding
  • Experience with methods for partitioning a solution across hardware and software, evaluating trade-offs such as speed, performance, power, area
  • Results oriented, proactive with demonstrated creative & critical thinking
Job Responsibility
Job Responsibility
  • Technical lead for ML Hardware engineers, driving design from Architecture through to Product for AR/VR optimized silicon
  • Lead designs to surpass state of the art for metrics such as compute, bandwidth and power consumption
  • Work across disciplines, brainstorm big ideas, work in new technology areas, juggle/coordinate multiple initiatives, drive a concept into a prototype and ultimately guide the transition into a high-volume consumer product
  • Travel both domestically and internationally
What we offer
What we offer
  • bonus
  • equity
  • benefits
Read More
Arrow Right

Principal Engineer, VLSI Design Engineering

Principal Engineer role in VLSI Design Engineering focusing on SOC Verification....
Location
Location
India , Bengaluru
Salary
Salary:
Not provided
sandisk.com Logo
Sandisk
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • 8+ Years of relevant Logic Verification experience
  • Able to lead and Develop test plans, tests and verification infrastructure for a complex IP/Sub-System or lead major deliverables for SoC
  • Create verification environment using UVM methodology
  • Create reusable bus functional models, monitors, checkers and scoreboards
  • Drive functional coverage driven verification closure
  • Work with architects, designers, and post-silicon teams
  • Hands-on contributions to SVA development like coding, porting and maintaining System Verilog Assertions
  • Development of tools for Design and Verification support
  • Debug failures and root-cause it by interacting with other teams/groups
  • Proficiency in Computer Science fundamentals – object oriented design, data structures, algorithms, design, problem solving, and complexity analysis
Job Responsibility
Job Responsibility
  • Able to lead and Develop test plans, tests and verification infrastructure for a complex IP/Sub-System or lead major deliverables for SoC
  • Create verification environment using UVM methodology
  • Create reusable bus functional models, monitors, checkers and scoreboards
  • Drive functional coverage driven verification closure
  • Work with architects, designers, and post-silicon teams
  • Hands-on contributions to SVA development like coding, porting and maintaining System Verilog Assertions
  • Development of tools for Design and Verification support
  • Debug failures and root-cause it by interacting with other teams/groups
  • Fulltime
Read More
Arrow Right

Principal Engineer, VLSI Design Engineering

Job responsibilities: 8+ Years of relevant Logic Verification experience. Able t...
Location
Location
India , Bangalore
Salary
Salary:
Not provided
sandisk.com Logo
Sandisk
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • 8+ Years of relevant Logic Verification experience
  • Able to lead and Develop test plans, tests and verification infrastructure for a complex IP/Sub-System or lead major deliverables for SoC
  • Create verification environment using UVM methodology
  • Create reusable bus functional models, monitors, checkers and scoreboards
  • Drive functional coverage driven verification closure
  • Work with architects, designers, and post-silicon teams
  • Hands-on contributions to SVA development like coding, porting and maintaining System Verilog Assertions
  • Development of tools for Design and Verification support
  • Debug failures and root-cause it by interacting with other teams/groups
  • Proficiency in Computer Science fundamentals – object oriented design, data structures, algorithms, design, problem solving, and complexity analysis
Job Responsibility
Job Responsibility
  • Able to lead and Develop test plans, tests and verification infrastructure for a complex IP/Sub-System or lead major deliverables for SoC
  • Create verification environment using UVM methodology
  • Create reusable bus functional models, monitors, checkers and scoreboards
  • Drive functional coverage driven verification closure
  • Work with architects, designers, and post-silicon teams
  • Hands-on contributions to SVA development like coding, porting and maintaining System Verilog Assertions
  • Development of tools for Design and Verification support
  • Debug failures and root-cause it by interacting with other teams/groups
  • Fulltime
Read More
Arrow Right

Senior IC Packaging Engineer

The Senior IC Package Engineer will be responsible for providing expertise, insi...
Location
Location
United States , Hillsboro
Salary
Salary:
119800.00 - 234700.00 USD / Year
https://www.microsoft.com/ Logo
Microsoft Corporation
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Doctorate in Electrical Engineering, Computer Engineering, Computer Science, Physics, Chemistry or related field AND 1+ year(s) technical engineering experience OR Master's Degree in Electrical Engineering, Computer Engineering, Computer Science, Physics, Chemistry or related field AND 4+ years technical engineering experience OR Bachelor's Degree in Electrical Engineering, Computer Engineering, Computer Science, Physics, Chemistry or related field AND 5+ years technical engineering experience OR equivalent experience.
  • Ability to meet Microsoft, customer and/or government security screening requirements are required for this role.
  • This role will require access to information that is controlled for export under export control regulations.
  • As a condition of employment, the successful candidate will be required to provide either proof of their country of citizenship or proof of their US. residency or other protected status.
Job Responsibility
Job Responsibility
  • Work with product architects to determine the optimal packaging solution
  • Drive package technology solutions for chiplet architecture with advanced packaging.
  • Drive supplier assessments and manage suppliers through definition, development, qualification and production.
  • Develop and deliver FMEA (Failure Mode and Effects Analysis) for various technology options.
  • Define, design and develop test vehicles to validate Silicon, Package, System performance.
  • Support substrate design working with suppliers and internal teams
  • Assess and characterize the reliability of Integrated Circuits (IC) packages.
  • Design and develop package and assembly drawings to support the manufacturing.
  • Work closely with silicon and platform architects, motherboard and package designers, thermal architects and engineers, and power and performance engineers.
  • Drives the execution of architecture solutions across product lines or multiple product groups and across teams that account for design trends and future concepts by leveraging cross- functional expertise, industry best practices, and lessons learned from teams working across multiple product lines.
  • Fulltime
Read More
Arrow Right

Software Engineer, Silicon Infrastructure

At Meta, we're building innovative products that make it easier for people to co...
Location
Location
United States , Austin
Salary
Salary:
154000.00 - 217000.00 USD / Year
meta.com Logo
Meta
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelor's degree in Computer Science, Computer Engineering, relevant technical field, or equivalent practical experience
  • 5+ years software development experience in industry settings or PhD with 2+ years of experience
  • 3+ years embedded software development experience in industry settings
  • Experience in large-scale C/C++ code base
  • Demonstrated experience working across disciplines to drive optimal solutions
Job Responsibility
Job Responsibility
  • Design and implement software components at all layers of the system, including kernel, synchronization primitives, resource allocators, memory management, security, I/O systems, persistence, etc
  • Develop drivers and services that operate efficiently in constrained environments and deliver large volumes of data with low-latency and high-bandwidth
  • Lead hardware bring-up, peripheral drivers and communication, silicon integration, and power and performance management and optimization efforts
  • Debug complex, system-level, multi-component issues that span multiple layers from kernel to application
  • Profile performance problems and drive optimizations across the entire software stack
  • Analyze, design, develop, and debug firmware for a wide variety of devices, including novel sensing and imaging systems, haptic devices, and audio prototypes
  • Collaborate closely with cross-functional teams, including silicon architects, hardware designers, OS team, and algorithm and model development teams
  • Understand and implement power-management, boot loaders, scheduling, inter-processor communication, computer vision, and firmware/system interfaces on RTOS and/or bare-metal environments
  • Design, develop, and architect models and infrastructure building blocks of Virtual Platforms, integrating internal models and vendor IP models
What we offer
What we offer
  • bonus
  • equity
  • benefits
Read More
Arrow Right

Embedded Software Engineer

At Meta, we're building innovative products that make it easier for people to co...
Location
Location
United States , Sunnyvale, CA +5 locations
Salary
Salary:
122000.00 - 181000.00 USD / Year
meta.com Logo
Meta
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • 2+ years of software development experience in industry settings, or PhD degree +9 months of experience
  • Experience in large-scale C/C++ code base
  • Embedded software engineering experience
  • Currently has, or is in the process of obtaining a Bachelor's degree in Computer Science, Computer Engineering, relevant technical field, or equivalent practical experience. Degree must be completed prior to joining Meta
Job Responsibility
Job Responsibility
  • Design and implement software components at all layers of the system, including kernel, synchronization primitives, resource allocators, memory management, security, I/O systems, persistence, etc
  • Develop drivers and services that operate efficiently in constrained environments and deliver large volumes of data with low-latency and high-bandwidth
  • Lead hardware bring-up, peripheral drivers and communication, silicon integration, and power and performance management and optimization efforts
  • Debug complex, system-level, multi-component issues that span multiple layers from kernel to application
  • Profile performance problems and drive optimizations across the entire software stack
  • Analyze, design, develop, and debug firmware for a wide variety of devices, including novel sensing and imaging systems, haptic devices, and audio prototypes
  • Collaborate closely with cross-functional teams, including silicon architects, hardware designers, OS team, and algorithm and model development teams
  • Understand and implement power-management, boot loaders, scheduling, inter-processor communication, computer vision, and firmware/system interfaces on RTOS and/or bare-metal environments
  • Design, develop, and architect models and infrastructure building blocks of Virtual Platforms, integrating internal models and vendor IP models
What we offer
What we offer
  • bonus
  • equity
  • benefits
Read More
Arrow Right