CrawlJobs Logo

Silicon Architect

United States, Sunnyvale 146000.00 - 209000.00 USD / Year · Job Posted January 23, 2026
Apply Position
Job Link Share

Job Description

Reality Labs (RL) focuses on delivering Meta's vision through AI-first devices that leverage Mixed Reality (MR) and Augmented Reality (AR). The compute performance and power efficiency requirements of Mixed and Augmented Reality require custom silicon. The Reality Labs Silicon team is driving the state-of-the-art forward with highly integrated SoCs that leverage breakthrough work in computer vision, machine learning, mixed reality, graphics, displays, sensors, and new ways to map the human body. Our chips will enable AR & MR devices that blend our real and virtual worlds throughout the day. We believe the only way to achieve our goals is to look at the entire stack, from transistors, through architecture, firmware, and algorithms. We are looking for a Silicon Architect who will collaborate with a world-class group of SoC and IP architects, modeling, development, and validation teams, firmware developers, and program managers to accelerate the development and market introduction of low power highly customized SoCs.

Job Responsibility

  • Architecture definition and specification for improvements to the SoC chassis architecture
  • Specification for feature improvements to our chassis generators
  • Work cross-functionally with SoC and IP architecture, performance/power modeling, logic design and verification, physical implementation, firmware, CAD, and prototyping teams
  • Work effectively as an individual and in a multidisciplinary multi-site team

Requirements

  • Bachelor's degree in Computer Science, Computer Engineering, relevant technical field, or equivalent practical experience
  • 5+ years of experience integrating SoCs or complex IP-based subsystems as a Silicon Architect or Digital Design Engineer
  • Experience in evaluating trade-offs such as speed, performance, power, area
  • Experience in employing scientific methods to debug, diagnose and drive the resolution of cross-disciplinary design issues
  • Hands-on experience in digital design, logic simulation, and performance analysis

Nice to have

  • Experience architecting or designing chip pervasive logic such as clock generation, reset, and power management of SoCs with multiple clock and voltage domains for battery-operated systems
  • Experience deploying chip pervasive logic such as clock generation, reset, and power management of SoCs with multiple clock and voltage domains for battery-operated systems
  • Experience deploying Networks-on-Chip (NoCs) leveraging on-chip interface protocols such as AMBA AXI for heterogeneous SoCs targeting consumer or mobile devices
  • Experience with developing tools to generate RTL
  • Experience with scripting languages like Python to facilitate task automation
  • Experience collaborating in a multi-site team environment

What we offer

  • bonus
  • equity
  • benefits

Looking for more opportunities?

Search for other job offers that match your skills and interests.

Similar Jobs for

Silicon Architect

8 matching positions

Principal HW/SW Silicon Architect

Microsoft Silicon, Cloud Hardware, and Infrastructure Engineering (SCHIE) is the...
Location
Location
United States , Mountain View
Salary
Salary:
139900.00 - 274800.00 USD / Year
https://www.microsoft.com/ Logo
Microsoft Corporation
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Doctorate in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 3+ years technical engineering experience
  • Master's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 6+ years technical engineering experience
  • Bachelor's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 8+ years technical engineering experience
  • equivalent experience
  • Ability to meet Microsoft, customer and/or government security screening requirements
  • This position will be required to pass the Microsoft Cloud Background Check upon hire/transfer and every two years thereafter
  • This role will require access to information that is controlled for export under export control regulations
  • As a condition of employment, the successful candidate will be required to provide either proof of their country of citizenship or proof of their US. residency or other protected status
  • To meet this legal requirement, and as a condition of employment, the successful candidate’s citizenship will be verified with a valid passport
  • Lawful permanent residents, refugees, and asylees may verify status using other documents
Job Responsibility
Job Responsibility
  • Lead silicon accelerator HW/SW co-design including software prototyping and authoring programming guides and software architecture specifications
  • Develop deep insights through workload characterization and correlation to identify systems optimization opportunities
  • Collaborate with diverse workload experts across Microsoft to engineer TCO-optimized solutions for Azure general-purpose and specialized compute fleet
  • Influence and shape hardware architecture and industry alignment, targeting three-to-six-year timeframe, with data-driven analysis, insights and recommendations
  • Fulltime
Read More
Arrow Right

Principal Silicon Performance Architect

We are forming a small, agile engineering team to accelerate a new initiative fo...
Location
Location
United States , Redmond
Salary
Salary:
163000.00 - 296400.00 USD / Year
https://www.microsoft.com/ Logo
Microsoft Corporation
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelor's Degree in Computer Science or related technical field AND 8+ years technical engineering experience with coding in languages including, but not limited to C/C++, Python OR equivalent experience
  • Ability to meet Microsoft, customer and/or government security screening requirements are required for this role. These requirements include, but are not limited to the following specialized security screenings: Microsoft Cloud Background Check: This position will be required to pass the Microsoft Cloud Background Check upon hire/transfer and every two years thereafter.
Job Responsibility
Job Responsibility
  • Extend and adapt simulation infrastructure to model new micro-architecture innovations for AI inference
  • Analyze performance for current and forward-looking AI inference workloads across latency, throughput, and efficiency dimensions
  • Drive design-space exploration using AI-assisted workflows, automation, and large-scale experiment generation
  • Communicate performance insights clearly and influence architecture decisions through data-driven recommendations
  • Collaborate closely with chip, system, and software architects to propose, evaluate, and iterate on architectural variations
What we offer
What we offer
  • Certain roles may be eligible for benefits and other compensation
  • Fulltime
Read More
Arrow Right

Silicon Performance Architect

Reality Labs (RL) focuses on delivering Meta's vision through AI-first wearables...
Location
Location
United States , Sunnyvale
Salary
Salary:
146000.00 - 209000.00 USD / Year
meta.com Logo
Meta
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelor's degree in Computer Science, Computer Engineering, relevant technical field, or equivalent practical experience
  • 6+ years of experience in creating performance models using C/C++ or SystemC
  • Experience with SoC architecture, NoCs, memory sub-system, Quality of Service (QoS), and heterogeneous compute principles
  • Experience with scripting, infrastructure, automation and visualization using Python
  • Experience with power concepts and trade-offs
  • Experience deconstructing technical problems, designing performance experiments, analyzing/visualizing data, and sharing detailed analysis in the from of documentation with peers and cross functional partners
Job Responsibility
Job Responsibility
  • Conduct thorough bottleneck analysis of existing and future SoCs to identify areas for improvement
  • Develop accurate models of IP components, SoC fabric, and DRAM to predict performance and inform design decisions
  • Analyze system usage behavior of workloads and create micro-benchmarks to evaluate performance
  • Identify opportunities for optimization and collaborate with hardware teams to solidify HW-SW co-design
  • Work across disciplines, collaborate with vendors, brainstorm ideas and solutions, develop new methodologies, and coordinate multiple initiatives
What we offer
What we offer
  • bonus
  • equity
  • benefits
Read More
Arrow Right

Sr ASIC Design Verification Engineer (NetSec)

As a Design Verification engineer on the ASIC team, you will ensure that the ASI...
Location
Location
United States , Santa Clara
Salary
Salary:
Not provided
paloaltonetworks.com Logo
Palo Alto Networks
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • BS in EE, CE, or CS required or equivalent military experience required - MSEE preferred
  • Minimum 5 years experience in ASIC design verification
  • Demonstrated success in taking multiple ASIC products from concept to mass production
  • Expertise in SystemVerilog and UVM Technical strength in the following areas is required
  • Defining test plans, including comprehensive adversarial testing
  • Developing rich functional coverage models
  • Creating powerful and scalable test benches Implementing sophisticated self-checking infrastructure with reference models and scoreboards
  • Developing reusable constrained-random tests
  • Debugging failures
  • Closing coverage
Job Responsibility
Job Responsibility
  • Collaborate with engineers in software, architecture, design, and verification teams to create comprehensive pre-silicon verification plans across simulation, emulation, and formal verification
  • Plan and execute every aspect of simulation test plans using sophisticated coverage-driven, constrained-random methodologies
  • Develop flows, methodologies, and infrastructure for emulation
  • Create, run, and debug emulation tests in close collaboration with system architects, software engineers, and ASIC designers
  • Define new tools and methodologies to continuously improve quality and velocity
  • Create powerful programs in Python to automate triage, coverage closure, and metrics-driven verification
What we offer
What we offer
  • restricted stock units and a bonus
  • A description of our employee benefits may be found here
  • Fulltime
Read More
Arrow Right

Fellow - FPGA architecture

We are seeking a Fellow Architect to define and drive next‑generation architectu...
Location
Location
United States , San Jose
Salary
Salary:
268320.00 - 402480.00 USD / Year
amd.com Logo
AMD
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Strong Expertise in FPGA configuration, Partial Reconfiguration, and bitstream architecture
  • Experience with readback/debug infrastructure and field diagnostics
  • Background in ASIC/SoC design flows
  • Familiarity with FPGA toolchains (synthesis, P&R, PR flows)
  • Ability to define architecture across silicon, tools, and software layers
  • BS, MS, or PhD in Electrical/Computer Engineering or related field
  • Recognized technical leader in FPGA systems or architecture with significant architectural contributions, patents, publications, or industry impact
Job Responsibility
Job Responsibility
  • Own FPGA configuration architecture, including bitstream, boot flows, interfaces, compression, security, and reliability
  • Define next‑generation Partial Reconfiguration architecture for low‑latency, secure dynamic updates
  • Drive innovation in runtime reconfiguration for high‑availability and adaptive systems
  • Architect readback, debug, and observability infrastructure for validation and in‑field diagnostics
  • Define configuration security, including secure boot, key management, and update flows
  • Drive system trade-offs across configuration bandwidth, latency, and power, including memory and interconnect interactions
  • Develop clear architecture specifications for configuration, PR, and debug subsystems
  • Align with software/tools teams for end‑to‑end configuration and PR flows
  • Collaborate with silicon and design teams for scalable high‑quality implementation
  • Influence product roadmap and customer engagement for PR‑driven solutions
What we offer
What we offer
  • Benefits offered are described: AMD benefits at a glance.
  • Fulltime
Read More
Arrow Right

Post Silicon Power And Performance Validation Senior Engineer

At AMD, our mission is to build great products that accelerate next-generation c...
Location
Location
Malaysia , Penang
Salary
Salary:
Not provided
amd.com Logo
AMD
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Experience validating power or performance features of CPUs, GPUs, or APUs
  • Familiarity with graphics, core, and gaming-focused workloads
  • Familiarity with the use of data acquisition and thermal equipment
  • Experience analyzing and presenting data using Power BI, Sigma, or similar
  • Experience working in a fast-paced, matrixed, and multi-site technical organization
  • Bachelor’s or Master’s in Computer Engineering, Electrical Engineering, Computer Science or equivalent experience
Job Responsibility
Job Responsibility
  • Develop testplans in collaboration with architects, firmware, and IP-specific engineering teams to ensure products meet or exceed performance targets
  • Execute power and performance studies to support business development
  • Validate and tune product features post-silicon
  • Set up and debug systems under test
  • Fulltime
Read More
Arrow Right

Design Verification Engineer - Machine Learning Accelerators

Reality Labs focuses on delivering Meta's vision through Augmented Reality (AR) ...
Location
Location
United States , Sunnyvale
Salary
Salary:
178000.00 - 250000.00 USD / Year
meta.com Logo
Meta
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • 10+ years of hands-on experience in SystemVerilog/UVM methodology and C/C++ based verification
  • 10+ years of experience in IP/sub-system and/or SoC level verification based on SystemVerilog UVM/OVM based methodologies
  • Experience in one or more of the following areas along with functional verification - SV Assertions, Formal, Emulation
  • Experience in EDA tools and scripting (Python, TCL, Perl, Shell) used to build tools and flows for verification environments
  • Track record of 'first-pass success' in ASIC development cycles
  • Bachelor's degree in Computer Science, Computer Engineering, relevant technical field, or equivalent practical experience
Job Responsibility
Job Responsibility
  • Work with cross-functional leads, including product managers, systems architects, researchers, and software architects, to develop industry leading Machine Learning IP's optimized for Mixed Reality and Smart Devices and use-cases, defining verification methodologies for each of the different core IPs
  • Define, track, and lead the execution of detailed test plans for the different modules and top levels
  • Implement scalable test benches including checkers, reference models, assertions in System Verilog
  • Drive Design Verification to closure based on defined verification metrics on test plan, functional and code coverage
  • Collaborate with cross-functional teams such as Design, Model, Emulation and Silicon validation teams towards ensuring design quality targets are met across pre- and post-Silicon product lifecycle
  • Support hand-off and integration of developed subsystems/IP blocks into larger SOC environments
  • Develop and drive continuous Design Verification improvements using the latest verification methodologies, tools and technologies from the industry
What we offer
What we offer
  • bonus
  • equity
  • benefits
  • Fulltime
Read More
Arrow Right

Head of Global Compute Supply & Platform Strategy

Compute is the ultimate physical and financial prerequisite for the robotics fou...
Location
Location
United States , San Francisco Bay Area
Salary
Salary:
250000.00 - 450000.00 USD / Year
lumalabs.ai Logo
Luma AI
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • 10+ years of engineering leadership experience in large-scale distributed systems, infrastructure, or technical supply chain, with a proven track record of leading compute platform strategy at a frontier AI lab, hyperscaler, or major autonomy program
  • Deep technical & commercial fluency in high-performance cluster topology, high-speed interconnects (InfiniBand/RoCE), large-scale data systems, and the economics of distributed training architectures
  • Direct operational oversight of 10k+ accelerator environments in high-performance production settings
Job Responsibility
Job Responsibility
  • Architect Multi-Year Compute Strategy: Lead capacity planning, global vendor and cloud partnerships, on-prem vs. cloud mix, and accelerator supply chain roadmaps (H/B-series GPUs, custom silicon evaluation)
  • Direct the Platform Org: Provide strategic leadership to our infrastructure, distributed systems, and datacenter operations teams—scaling the organization to support next-generation compute demands
  • Maximize Fleet Utilization: Oversee the architectural efficiency of our cluster configurations to deliver >50% Model Flops Utilization (MFU) on flagship training runs
  • Command a Megawatt Budget: Negotiate, secure, and operate our largest-scale capital deployments for compute infrastructure, partnering directly with Finance to optimize unit economics and risk management
  • Unify Global Capacity: Champion the platform strategy that enables world-model training, heavy simulation rollouts, and real-time on-robot inference to seamlessly share a single, elastic fleet
  • Act as Principal Executive Interface: Serve as the primary commercial and strategic bridge to NVIDIA, AMD, hyperscalers, and frontier silicon vendors
  • Fulltime
Read More
Arrow Right