CrawlJobs Logo

Signal Design Engineer

Australia, Brisbane 150000.00 - 200000.00 AUD / Year · Job Posted June 14, 2026
Apply Position
Job Link Share

Job Description

We are currently recruiting a Senior Signal Design Engineer to work on major rail projects throughout Queensland. QR Level 2 SoC is required, as is RPEQ.

Job Responsibility

  • Lead signalling design, checking, verification and review activities
  • Develop control tables, circuit designs, interlocking data, layouts and design calculations
  • Prepare specifications, technical requirements, staging plans and design packages
  • Ensure compliance with Queensland Rail and Australian rail signalling standards
  • Support safety-in-design, risk assessments and requirements traceability
  • Coordinate interfaces with track, civil, electrical, communications and construction teams
  • Support site inspections, testing, commissioning and handover activities
  • Provide technical advice to clients, stakeholders and delivery partners
  • Mentor junior engineers and support signalling design quality

Requirements

  • Bachelor of Engineering – Electrical, Mechanical, Civil or Mechatronics (or similar)
  • Minimum 7+ years’ experience in a signal design role
  • RPEQ
  • Australian Working Rights – PR, Citizen or current visa

What we offer

  • Flexible working arrangements and hybrid working policy
  • Work on one of QLDs blue chip rail projects
  • Part of the 2032 Infrastructure pipeline
  • Novated Leasing / Salary sacrifice

Looking for more opportunities?

Search for other job offers that match your skills and interests.

Similar Jobs for

Signal Design Engineer

8 matching positions

Senior Analog Mixed-Signal Design Engineer

We are looking for an experienced and highly driven Senior Analog Mixed-Signal D...
Location
Location
France , Paris; Caen; Grenoble
Salary
Salary:
Not provided
scalinx.com Logo
SCALINX
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Proven track record of architecting, designing, and bringing to production multiple complex analog/mixed-signal ICs in advanced CMOS technologies
  • Deep expertise in high-speed, low-noise, and high-linearity analog circuit design
  • Strong technical leadership with a clear ownership mindset and accountability for deliverables
  • Excellent analytical, problem-solving, and debugging skills
  • Ability to mentor junior engineers and elevate overall team technical capability
  • Master's or PhD degree in Electrical Engineering or a related field, with a strong focus on analog/mixed-signal IC design
  • 10+ years of hands-on experience in analog/mixed-signal IC design in deep submicron CMOS technologies
  • Strong foundation in analog fundamentals including device physics, noise analysis, linearity, stability, mismatch, yield, and reliability
  • Extensive experience with transistor-level circuit design and simulation tools within the Cadence design suite (e.g., Virtuoso, Spectre), including corner and statistical verification methodologies
  • Proven experience designing high-performance blocks such as data converters, clocking circuits (PLLs/DLLs), high-speed interfaces, or precision analog front-ends
Job Responsibility
Job Responsibility
  • Lead the architecture definition and transistor-level design of high-performance analog and mixed-signal blocks including ADCs, DACs, PLLs, LDOs, bandgaps, amplifiers, comparators, clocking circuits, and complete data converter subsystems
  • Partner with system engineers and architects to translate system-level requirements into detailed circuit specifications and robust design implementations
  • Perform comprehensive transistor-level simulations and verification
  • Drive top-level integration of analog and mixed-signal subsystems
  • Collaborate closely with layout engineers to ensure optimal floorplanning, symmetry, matching, shielding, and parasitic-aware design techniques
  • Conduct post-layout simulations
  • Support silicon bring-up, lab validation, characterization, and root-cause debugging
  • Analyze silicon measurement results, ensure correlation with simulations
  • Contribute to and lead technical design reviews, risk assessments, and comprehensive documentation
  • Collaborate cross-functionally with digital design, verification, product engineering, and test teams
  • Fulltime
Read More
Arrow Right

Principal FPGA / RTL Design Engineer - Signal Processing

Participate in all aspects of the research and development process from concept ...
Location
Location
United States , Los Angeles
Salary
Salary:
165000.00 - 250000.00 USD / Year
silvustechnologies.com Logo
Silvus Technologies (International)
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelor of Science degree in Electrical Engineering, Computer Science, or related fields
  • Minimum 10 years of demonstrated experience in RTL design and FPGA implementation
  • 8 years of experience in RTL design and FPGA implementation with an advanced degree (MS or PhD) in Electrical Engineering, Computer Science, or related fields
  • Demonstrated experience with fixed point binary arithmetic and digital signal processing (DSP) designs
  • Deep knowledge of RTL design fundamentals using Verilog and System-Verilog
  • Proven expertise working with front-end RTL design tools, FPGA synthesis, timing closure, multiple clock-domain and/or high-utilization FPGA designs
  • Experience with Xilinx FPGAs, SoCs, and the Vivado IDE
  • Must be U.S. Person (U.S. Citizen, or Permanent Resident) due to clients under U.S. federal contracts
  • All employment is contingent upon the successful clearance of a background check
Job Responsibility
Job Responsibility
  • Working with system engineers and digital design architecting for wireless communication projects, including fixed point design of signal processing blocks
  • RTL coding, simulation, and test bench development
  • FPGA synthesis and timing closure
  • Hardware verification and troubleshooting
  • familiarity with logic analyzers
  • Provide support to the RF and Software Engineering Teams
  • Fulltime
Read More
Arrow Right

Principal FPGA / RTL Design Engineer - Signal Processing

Silvus is seeking a Principal FPGA / RTL Design Engineer- Signal Processing who ...
Location
Location
United States , Irvine
Salary
Salary:
165000.00 - 250000.00 USD / Year
silvustechnologies.com Logo
Silvus Technologies (International)
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelor of Science degree in Electrical Engineering, Computer Science, or related fields
  • Minimum 10 years of demonstrated experience in RTL design and FPGA implementation
  • 8 years of experience in RTL design and FPGA implementation with an advanced degree (MS or PhD) in Electrical Engineering, Computer Science, or related fields
  • Demonstrated experience with fixed point binary arithmetic and digital signal processing (DSP) designs
  • Deep knowledge of RTL design fundamentals using Verilog and System-Verilog
  • Proven expertise working with front-end RTL design tools, FPGA synthesis, timing closure, multiple clock-domain and/or high-utilization FPGA designs
  • Experience with Xilinx FPGAs, SoCs, and the Vivado IDE
  • Must be a U.S. Citizen due to clients under U.S. government contracts
  • All employment is contingent upon the successful clearance of a background check
Job Responsibility
Job Responsibility
  • Working with system engineers and digital design architecting for wireless communication projects, including fixed point design of signal processing blocks
  • RTL coding, simulation, and test bench development
  • FPGA synthesis and timing closure
  • Hardware verification and troubleshooting
  • familiarity with logic analyzers
  • Provide support to the RF and Software Engineering teams
  • Fulltime
Read More
Arrow Right

Senior FPGA / RTL Design Engineer - Signal Processing

Silvus is seeking a Senior FPGA/RTL Design Engineer who will report to the Direc...
Location
Location
United States , Irvine
Salary
Salary:
125000.00 - 195000.00 USD / Year
silvustechnologies.com Logo
Silvus Technologies (International)
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelor of Science degree in Electrical Engineering, Computer Science, or related fields
  • Minimum 6 years of demonstrated experience in FPGA design
  • 4 years of FPGA design experience with a Master of Science degree
  • 2 years of FPGA design experience with a PhD
  • Demonstrated experience with fixed point binary arithmetic and digital signal processing designs
  • Proven expertise working with multiple clock-domain, high-utilization FPGA designs
  • Experience with Xilinx FPGAs, SoCs, and the Vivado IDE
  • Must be a U.S. Citizen due to clients under U.S. government contracts
  • All employment is contingent upon the successful clearance of a background check
Job Responsibility
Job Responsibility
  • Digital design architecting for wireless communication projects
  • Fixed point design of signal processing blocks while working with systems engineers
  • RTL coding, simulation, and test bench development
  • FPGA synthesis and timing closure
  • Hardware verification and troubleshooting
  • familiarity with logic analyzers
  • Provide support to the RF and Software Engineering teams
  • Fulltime
Read More
Arrow Right

Mixed Signal Digital Design Engineer

Mixed Signal Digital Design Engineer needed: Severn, MD. Must Be Clearable. We h...
Location
Location
United States , Severn
Salary
Salary:
68.00 - 78.00 USD / Hour
geologics.com Logo
GeoLogics
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • US Citizenship and Residency
  • Must Be Clearable
  • W2 hourly Contract Only
  • No 1099
  • No third parties
  • no C2C
  • lead the design, analysis, and verification of high‑speed digital printed‑wire (PW) assemblies
  • familiarity with IPC PCB standards
  • advanced high‑speed digital design techniques
  • expertise in Altium Designer (eCAD)
Job Responsibility
Job Responsibility
  • Lead the design, analysis, and verification of high‑speed digital printed‑wire (PW) assemblies operating in P‑Band (225‑390 MHz), S‑Band (2.4 GHz) and other satellite radar/communication frequency ranges for aerospace and space‑borne platforms (satellites, CubeSats, orbital payloads)
  • mentor junior mixed‑signal PCB designers and champion best‑in‑class design practices
  • Fulltime
Read More
Arrow Right

Analog / Mixed-Signal IC Design Engineer (Junior / Mid-Level)

Support the design of analog and mixed-signal IC blocks. Work on circuits such a...
Location
Location
Canada , Toronto
Salary
Salary:
Not provided
advancedtechsearch.com Logo
Advanced Technology Search Group
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • 2–8 years of experience in Analog Integrated Circuit Design (or strong academic background)
  • Solid understanding of analog and/or mixed-signal fundamentals
  • Exposure to high-speed circuits is an asset
  • Familiarity with design tools (Cadence, Spectre, etc.)
  • Strong problem-solving skills and willingness to learn
Job Responsibility
Job Responsibility
  • Support the design of analog and mixed-signal IC blocks
  • Work on circuits such as TIA, PLL, ADC/DAC, and equalization blocks
  • Contribute to high-speed designs, including SerDes-related work
  • Perform simulation, verification, and layout support
  • Participate in design reviews and technical discussions
  • Assist with silicon bring-up and lab testing
  • Collaborate with cross-functional engineering teams
What we offer
What we offer
  • Competitive compensation
  • Hybrid work model
  • Strong mentorship and learning environment
  • Hands-on experience across the IC design lifecycle
  • Fulltime
Read More
Arrow Right

Staff Engineer, VLSI Design Engineering (Analog Design)

Successful candidates will work with the Non-volatile Memory Design team to arch...
Location
Location
India , Bengaluru
Salary
Salary:
Not provided
sandisk.com Logo
Sandisk
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • BTech/MTech from Premier institute
  • 4+ years design experience in Analog Circuits like Amplifiers, Bandgap, LDOs, Oscillators, switching circuit etc.
  • Understanding of layout and its impact on circuits
  • Well versed with industry tools to do analog design
  • Exposure to full chip simulations
  • Excellent documentation skills
  • Written and verbal communication skills
  • Good Team player, flexible and adapting to learn outside analog design e.g system integration, silicon validation
Job Responsibility
Job Responsibility
  • Design, simulate, and verify critical circuits like Voltage regulators, LDO, Current and Voltage reference, High Voltage charge pumps, temperature sensors, oscillators etc using industry standard EDA tools
  • Work with layout engineers and closely interact during the design phase by reviewing layout and providing input as needed and perform post layout simulations (Back-annotation) of Analog blocks
  • Participate in Full chip verification to ensure analog block functionality at chip level
  • Build understanding on the analog function/circuit usage in system and its impact on chip power/area/performance
  • Detailed Documentation of Module specifications, signal list, layout guidelines and Checklist
  • Propose innovative circuit solutions and design methodologies. Document and present new architectures, new and enhanced circuit designs, and simulation results during design reviews
  • Verify and characterize silicon using lab equipment’s and testers. Corelate the simulation data with silicon data and document the learning
  • Mentor junior engineers to learn and deliver the assignment
  • Ensure timelines and quality of assigned assignments
  • Fulltime
Read More
Arrow Right

Principal Engineer, VLSI Design Engineering (Analog Design)

Actively contribute to provide High speed IO solutions for next generation Memor...
Location
Location
India , Bengaluru
Salary
Salary:
Not provided
sandisk.com Logo
Sandisk
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelors/Masters degree in Electronics & Telecommunication/Electrical engineering (VLSI Design)
  • Hands-on design knowledge on both Digital custom, Analog & mixed signal design environment
  • 8+ years of Experience on IO circuit blocks used in memory products like DDR4, DDR5, LPDDR4, LPDDR5, GDDR5, GDDR6 is desirable
  • NAND Flash Design knowledge is plus
  • Familiar with custom design methodology & flow, Calibration, JTAG design requirements, understanding of High-speed IO circuit and Datapath design including LDO, PLL, DLL, Rx, Tx and clocking circuits
  • Knowledge of High Speed layout guidelines, analog layout techniques, including floor-planning, matching, shielding and parasitic optimization
  • Understanding Datapath circuits like pipelining, digital design, STA, fan-out and load estimation, FIFO design etc.
  • Familiarity with package/board/Power integrity /signal integrity constraints is a plus
  • Strong communication skills & circuit design knowledge is preferred
  • Tool knowledge: spice tools: finesim, hspice & other flows
Job Responsibility
Job Responsibility
  • Actively contribute to provide High speed IO solutions for next generation Memory in advanced CMOS technology nodes
  • Designing High Speed IO DDR IO circuits to meet product specifications and product requirements
  • Work closely with team and actively participate in technical discussions and reviews
  • Pro-actively get design issues/problems solved
  • Contribute to or propose innovative design solutions and design methodologies.
  • Fulltime
Read More
Arrow Right