CrawlJobs Logo

SerDes PHY Engineer

amd.com Logo

AMD

Location Icon

Location:
United States , Austin

Category Icon

Job Type Icon

Contract Type:
Not provided

Salary Icon

Salary:

178400.00 - 267600.00 USD / Year

Job Description:

The candidate will join a highly visible and influential team of high-speed physical interface (PHY) and mixed signal IP experts tasked with integration and support of 3rd Party SERDES and mixed signal IP across all AMD products. The team works across a large swath of AMD integration and post-silicon teams as well as with IP vendors and AMD customers.

Job Responsibility:

  • Serve as the AMD technical owner of various 3rd party SERDES and other mixed signal IP
  • Provide pre- and post-silicon IP leadership and support for SerDes PHYs and other mixed signal IP, in particular IP like PCIe, Ethernet, UCIe, USB, MIPI, and Display PHYs, plus PLLs and miscellaneous IOs and circuits
  • Work directly with 3rd party IP vendors to support design transfer, release of design views and collaterals, and integration of IP across many AMD products
  • Work with AMD integration teams on integration and checks for electrical, logical, and physical quality
  • Support IC package and PCB design teams in completing and evaluating their signal and power integrity analyses
  • Perform technical evaluation of new IP for licensing
  • Provide post-silicon support from bring-up of first silicon, to debug, ATE production test, lab validation and characterization, compliance testing, and customer support
  • Provide expertise in translating post-silicon learnings into suggestions for the new IP design process for SerDes IP

Requirements:

  • Strong professional experience in the semiconductor industry doing analog mixed-signal circuit/system design, analysis, validation and/or test, characterization and debug
  • Design knowledge of high-speed I/O SerDes architectures and blocks, plus general mixed-signal IP, e.g. CTLE, FFE, DFE, VGA, CDR, PLL/DLL, TX driver, EMC, GPIO, etc.
  • Experience with one or more interface protocols like PCIe, Ethernet, USB, DisplayPort, HDMI, MIPI etc. preferred
  • Experience with advanced FinFET semiconductor technologies at and below 7nm
  • Basic understanding of RTL, logic design, and digital circuits
  • Python and/or Perl programming desirable
  • Should be familiar with UNIX environment
  • Laboratory experience, including hands-on use of equipment: BERT, oscilloscope, logic analyzer, etc. desirable
  • Strong analytical/problem solving skills, ability to learn quickly, and attention to detail
  • Good teamwork and oral and written communications skills are critical
  • Bachelors or Masters degree in computer engineering/Electrical Engineering

Additional Information:

Job Posted:
April 05, 2026

Job Link Share:

Looking for more opportunities? Search for other job offers that match your skills and interests.

Briefcase Icon

Similar Jobs for SerDes PHY Engineer

Analog Design Engineer - SerDes

This job opening is for a DDR/Serdes/Analog circuit designer in a team responsib...
Location
Location
India , Bangalore
Salary
Salary:
Not provided
amd.com Logo
AMD
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Solid understanding of CMOS circuit design and general analog design concepts (Opamps, RC filters, bias circuits etc)
  • Strong hands-on experience in SerDes and DDR circuit designs in latest technology nodes, including Finfet
  • Good technical knowledge of power-performance trade-offs in high-speed designs
  • Direct experience in all phases of design analysis including functional, static timing and electrical sign-off
  • Strong understanding of the impact of variation on design performance
  • Hands-on design experience on all or some of the below blocks: PLLs (RO and/or LC), Serializer/ Deserializer, Transmitter Driver & Equalization (FFE), Clocking circuits, Receiver Equalization (CTLE, VGA, DFE etc), Bandwidth extension techniques (Tcoil etc)
  • Bachelors or Masters degree in computer engineering/Electrical Engineering
Job Responsibility
Job Responsibility
  • Complete ownership of individual circuit blocks in a DDR PHY design in cutting edge FinFet technology nodes
  • Responsible for circuit design, layout quality, electrical and timing analysis, and reliability checks
  • Interface with cross-functional teams like SI/PI, RTL, Verification and Physical Design
Read More
Arrow Right

Serdes Systems Validation Engineer

We are looking for a talented Senior System Validation Engineer to join a global...
Location
Location
United Kingdom , Hampshire
Salary
Salary:
60000.00 - 70000.00 GBP / Year
bluestreampeople.co.uk Logo
BLUESTREAM PEOPLE
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • MSc or BSc in Electrical Engineering
  • Strong commercial experience in system validation of complex HW/SW/embedded designs
  • Strong RF physical layer testing skills, with hands-on use of lab equipment
  • Proficient in automation and programming (Python, C#, C++)
  • Knowledge of IP networking systems and communication protocols
  • Experienced in planning and executing system tests, using tools like JIRA/Confluence
  • Self-motivated, adaptable, and a strong team player with excellent communication skills
Job Responsibility
Job Responsibility
  • Lead system validation activities across PHY, hardware, and software
  • Design, execute, and automate test plans and procedures
  • Build and manage test setups for regression and manual testing
  • Perform system integration, bring-up, and debugging
  • Record, analyse, and investigate defects, identifying root causes and corrective actions
  • Support continuous integration and test management tools
  • Analyse and process data, providing clear reporting and metrics
What we offer
What we offer
  • Negotiable for the right experience
  • Fulltime
Read More
Arrow Right

Senior Staff Silicon Design Engineer

The AMD SerDes team in Ireland are hiring for an SMTS level Analog Circuit Desig...
Location
Location
Ireland , Cork
Salary
Salary:
Not provided
amd.com Logo
AMD
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Good analog circuit design and analysis skills
  • Experience with industry standard schematic entry and circuit simulation tools and methodologies
  • Good programming / scripting skills
  • Familiarity with the impact of layout effects on circuit design
  • Experience with circuit floorplanning
  • Previous experience on high speed circuit design would be a benefit
  • Experience in silicon debug, verification and characterization
  • Good interpersonal/teamwork skills
  • Bachelors or Masters degree in Electronic/Electrical Engineering
Job Responsibility
Job Responsibility
  • Analog circuit design of different circuits related to SerDes phy development to meet block level design specifications
  • Verification of circuit designs to ensure functional, performance and reliability targets are achieved using industry standard tools and methodologies
  • Regular presentation and sharing of design progress to peers
  • Participating in design reviews of other circuits both for identifying potential issues and also from a learning perspective
  • Communication with SerDes circuit team members at other sites for the purposes of sharing ideas
  • Feading back circuit performance information to the architecture team for the purposes of system modelling
  • Support of the system level verification team in the modelling of analog circuits in Verilog and in the debug of identified issues
  • Assist with silicon bring up and debug
Read More
Arrow Right

Analog IC Design Architect

Our Hardware Engineers at Synopsys are responsible for designing and developing ...
Location
Location
United States , Boxborough
Salary
Salary:
136000.00 - 204000.00 USD / Year
synopsys.com Logo
Synopsis Engineering
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • >15 years experience in PHY analog design, including pre-silicon and post-silicon validation
  • Strong knowledge of physical IP such as SERDES, DDR/HBM or Die to Die IO Interface
  • Expertise in design trade-offs, flows, and methodologies
  • Skilled in generating and supporting documentation through written specifications, and communicating those specifications within a design team and to external customers
  • Able to work across a multi-site team to communicate ideas, understand problems, and find solutions to create a leading-edge design
  • Skilled in troubleshooting and debug of mixed-signal interfaces
  • Proficiency in using industry-standard design tools and software
  • Excellent problem-solving skills and the ability to make strategic decisions
  • Experience in leading and driving technical solutions across organization, across function, across geography
  • The position requires good written & verbal communication skills as well a strong commitment and ability to work in cross functional and globally dispersed teams
Job Responsibility
Job Responsibility
  • Driving the development of world class high-performance D2D IPs to enable customer chiplet bases system design win across industries
  • Designing, developing, and evaluating PHY analog components for pre-silicon and post-silicon validation
  • Driving next gen Die to Die IP architecture definition and path finding
  • Customizing PHY designs to meet specific client requirements and performance criteria
  • Performing design trade-offs to optimize power, performance, and area (PPA)
  • Developing and implementing design flows and methodologies to streamline the design process
  • Collaborating with cross-functional teams to ensure seamless integration of analog components with digital systems
  • Providing technical guidance and mentorship to junior engineers and team members
What we offer
What we offer
  • Comprehensive medical and healthcare plans that work for you and your family
  • In addition to company holidays, we have ETO and FTO Programs
  • Maternity and paternity leave, parenting resources, adoption and surrogacy assistance, and more
  • Purchase Synopsys common stock at a 15% discount, with a 24 month look-back
  • Save for your future with our retirement plans that vary by region and country
  • Competitive salaries
  • Fulltime
Read More
Arrow Right

Senior Hardware Engineer

As a key contributor in the HW Sustaining group, you will be responsible for inv...
Location
Location
United States , San Jose
Salary
Salary:
117500.00 - 270000.00 USD / Year
https://www.hpe.com/ Logo
Hewlett Packard Enterprise
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelor’s degree or higher in Electrical, Electronics, or Computer Engineering
  • 8+ years of hardware design, debug and testing experience at the board and system level
  • Expertise in debugging hardware problems using oscilloscopes, logic analyzers, and specialized networking test equipment such as IXIA/Spirent traffic analyzers, PCI analyzers, and in-circuit emulators
  • PCB design experience including schematic capture, PCB layout and routing
  • Familiarity with Cadence System Design tool suite
  • Knowledge of networking hardware and associated components and interfaces such as switch ASICs, PHY, SerDes, CPU subsystems, optics, high-speed serial links, PoE, PCIe, NVMe, SATA, I2C, and USB
  • Expertise in high speed circuit design and debug
  • Familiarity with signal and power integrity concepts and associated test and simulation tools
  • Ability to manage multiple concurrent priorities and make progress
  • Able to manage hardware debug and design projects and driving them to closure
Job Responsibility
Job Responsibility
  • Lead failure analysis for critical hardware issues reported from field and factory
  • Determine and document root cause and corrective actions (RCCA)
  • Extract and share 'Lessons Learned' from HW Sustaining failure analysis and share with appropriate Juniper teams to drive hardware quality improvement
  • Collaborate with other Engineering and Manufacturing / Operations teams to drive corrective actions and hardware quality improvements
  • Work with Customer Support teams to understand and address customer hardware concerns
  • Analyze hardware quality metrics and Repair Center findings to identify failure trends requiring investigation
  • Provide technical leadership into multi-sourcing and change management activities on shipping products
  • Review hardware test reports for new products prior to product release
  • Identify any quality concerns and work with the design teams to resolve
  • Mentor and guide junior members, foster a collaborative environment, and encourage curiosity and knowledge sharing
What we offer
What we offer
  • Comprehensive suite of benefits that supports physical, financial and emotional wellbeing
  • Career development programs to help achieve career goals
  • Inclusive culture celebrating individual uniqueness
  • Fulltime
Read More
Arrow Right

Staff Engineer, ASIC Development Engineering

We are seeking a highly skilled High-speed SERDES IO PHY Layout designer with 5 ...
Location
Location
India , Bengaluru
Salary
Salary:
Not provided
sandisk.com Logo
Sandisk
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelor’s or Master’s degree in Electrical Engineering, Electronics, or a related field
  • 5-10 years of experience in IO/Analog mixed-signal IC layout design and block level PnR
  • Proficiency in layout tools such as Cadence, Synopsys, or Mentor Graphics
  • Hands-on experience with custom layout design for various analog and IO circuits is required, including expertise in Bandgap references, LDOs, Clocking circuits, GPIOs, DDR IOs, and ESD circuits
  • Familiarity with custom digital layout (i.e. high speed logic paths)
  • Knowledge of signal integrity issues (i.e. clock/data routes, differential routing, shielding)
  • Strong understanding of analog/IO design principles, including parasitic effects
  • Aware of layout techniques to mitigate ESD, latch-up issues
  • Holds advanced knowledge of CMOS and FinFET technologies and their impact on design and performance issues in deep sub-micron process nodes, specifically 7nm and below
  • Experience with layout concepts that incorporate reliability considerations, including techniques for managing electromigration (EM), IR drop, and self-heating
Job Responsibility
Job Responsibility
  • Develop and optimize Serdes PHY, analog and mixed-signal IC layouts, ensuring high performance and manufacturability
  • Collaborate with design engineers to understand design requirements and translate them into precise layouts
  • Strong experience in debugging DRC, ERC, LVS, EMIR and PERC issues independently
  • Work experience of block PnR to closely interact with physical design team ensuring area/timing/backend compatibility of custom blocks into the overall chip design
  • Identify and resolve layout-related issues, providing creative solutions to meet design specifications
  • Conduct layout reviews and provide technical feedback to improve layout practices and methodologies
  • Stay up-to-date with industry trends, tools, and technologies to continuously enhance layout processes
  • Fulltime
Read More
Arrow Right

High-Speed Circuit Design Engineer

This job opening is for a circuit designer in a team responsible for high-precis...
Location
Location
India , Bangalore
Salary
Salary:
Not provided
amd.com Logo
AMD
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Strong hands-on experience in SerDes and/or DDR circuit designs in latest technology nodes, including Finfet
  • Good technical knowledge of power-performance trade-offs in high-speed SerDes designs
  • Direct experience in all phases of design analysis including functional, static timing and electrical sign-off
  • Strong understanding of the impact of variation on design performance
  • Masters in Electrical/Electronics Engineering, with specialization in microelectronics or something similar
  • 5+ years of preferred experience
  • Strong circuit design knowledge
  • Clear communication and presentation skills
  • Diligent documentation of work
Job Responsibility
Job Responsibility
  • Complete ownership of individual circuit blocks in a SerDes PHY design in cutting edge FinFet technology nodes
  • Responsible for circuit design, layout quality, electrical and timing analysis, and reliability checks
  • Interface with cross-functional teams like RTL, Verification and Physical Design
Read More
Arrow Right

Analog Design Engineer

This job opening is for a circuit designer in a team responsible for high-precis...
Location
Location
India , Bangalore
Salary
Salary:
Not provided
amd.com Logo
AMD
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Masters in Electrical/Electronics Engineering, with specialization in microelectronics or something similar
  • Strong hands-on experience in SerDes and/or DDR circuit designs in latest technology nodes, including Finfet
  • Good technical knowledge of power-performance trade-offs in high-speed SerDes designs
  • Direct experience in all phases of design analysis including functional, static timing and electrical sign-off
  • Strong understanding of the impact of variation on design performance
  • Strong circuit design knowledge
  • Clear communication and presentation skills
  • Diligent documentation of work
Job Responsibility
Job Responsibility
  • Complete ownership of individual circuit blocks in a SerDes PHY design in cutting edge FinFet technology nodes
  • Responsible for circuit design, layout quality, electrical and timing analysis, and reliability checks
  • Interface with cross-functional teams like RTL, Verification and Physical Design
Read More
Arrow Right