CrawlJobs Logo
AMD Logo AMD · IT - Software Development

Senior Staff Silicon Design Engineer

Malaysia, Penang · Job Posted January 12, 2026
Apply Position
Job Link Share

Job Description

Push Boundaries, Deliver Innovation and Change the World! In this role you will be given an opportunity to work on the next generation technology that will be part of future AMD Microprocessors powering Gaming Consoles, Servers and Personal Computers as well as Graphics Cards and VR sets. This team also is responsible for the Design and Verification of several critical as well as the integration to other subsystems and SOC. The Design and Design Verification groups within this team are also responsible for developing a balanced architecture between power consumption and performance, delivering high complexity RTL code and creating advanced testbenches using cutting edge verification techniques.

Job Responsibility

  • Apply current functional verification techniques to perform and improve pre-silicon IP verification quality and product Time to Market for ASIC/SOC design
  • involve technically in the porting/creation of the DV environment for the new design, block and IP level test plan creation and implementation, coverage analysis, and regression cleanup
  • work independently on various DV tasks and providing technical guidance to the DV team, or even lead a big DV task inside team or cross team

Requirements

  • Strong analytical and problem solving skills with a pronounced attention to detail
  • Strong communication, mentoring and leadership skills
  • Skilled at driving team and tasks from start to completion with superior quality
  • Can work well with cross functional teams
  • Good understanding on ASIC/SOC design verification flow with SV/UVM/Formal Verification
  • Good experiences with simulation model creation and testbench build (better with UVM)
  • Good logical thinking and expression
  • Good cooperation cross teams
  • Bachelors or Masters degree in Computer Engineering/Electrical and Electronics Engineering

Nice to have

  • X86/ARM/8051 architecture
  • AMBA(AXI/AHB/APB) bus
  • PCIe protocol
  • f/w writing and debug experience or experience to co-work with f/w team for f/w sequence define in embedded design
  • good at some script language, such as Perl, python
  • some database experience (for IP technical info maintain)
  • over 5 years’ experience focusing on SV assertion/coverage/formal verification
AMD - All Job Offers

Looking for more opportunities?

Search for other job offers that match your skills and interests.

Suggested Tags: Frontend Developer Secretary Talent Manager Salesforce Administrator Data Analyst
Similar Jobs for

Senior Staff Silicon Design Engineer

8 matching positions

Senior Staff Silicon Design Engineer

The AMD SerDes team in Ireland are hiring for an SMTS level Analog Circuit Desig...
Location
Location
Ireland , Cork
Salary
Salary:
Not provided
amd.com Logo
AMD
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Good analog circuit design and analysis skills
  • Experience with industry standard schematic entry and circuit simulation tools and methodologies
  • Good programming / scripting skills
  • Familiarity with the impact of layout effects on circuit design
  • Experience with circuit floorplanning
  • Previous experience on high speed circuit design would be a benefit
  • Experience in silicon debug, verification and characterization
  • Good interpersonal/teamwork skills
  • Bachelors or Masters degree in Electronic/Electrical Engineering
Job Responsibility
Job Responsibility
  • Analog circuit design of different circuits related to SerDes phy development to meet block level design specifications
  • Verification of circuit designs to ensure functional, performance and reliability targets are achieved using industry standard tools and methodologies
  • Regular presentation and sharing of design progress to peers
  • Participating in design reviews of other circuits both for identifying potential issues and also from a learning perspective
  • Communication with SerDes circuit team members at other sites for the purposes of sharing ideas
  • Feading back circuit performance information to the architecture team for the purposes of system modelling
  • Support of the system level verification team in the modelling of analog circuits in Verilog and in the debug of identified issues
  • Assist with silicon bring up and debug
Read More
Arrow Right

Senior Staff Silicon Design Engineer (Design Verification)

At AMD, our mission is to build great products that accelerate next-generation c...
Location
Location
Malaysia , Penang
Salary
Salary:
Not provided
amd.com Logo
AMD
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Strong experience in ASIC/SoC design
  • Strong hands-on verilog development experience, familiar with scripting languages like Perl
  • Good experience on complicate hub,control IP design
  • Strong problem solving, independent thinking, teamwork and communication skills
  • Bachelor or Master degree in E&E or Computer Engineering. (Preferred Master Degree)
Job Responsibility
Job Responsibility
  • Own part of IP feature design with cooperation with other designers
  • As one of IP design team members, own for IP level design work, including architecture define (partly own or join), spec documentation, RTL coding, RTL delivery and signoff
  • The target IP is used for all AMD mainstream products, product generation upgrade, reusability and scalibility need to be considered in architecture define and RTL maintain, as well as compliant to system application and sw/fw/hw cooperation.
  • Need to co-work with other teams closely, include communication with AMD global soc architect and IP architect, closely work with verification team, trace and support backend work, silicon validation support.
What we offer
What we offer
  • AMD benefits at a glance.
Read More
Arrow Right

Senior Staff Senior Silicon Design Automation Engineer

As a design engineer in our CAD and methodology team, you will be responsible fo...
Location
Location
Malaysia , Penang
Salary
Salary:
Not provided
amd.com Logo
AMD
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • TCL, Python, PERL, or other scripting languages
  • PDK, technology enablement
  • Simulation environments for Spice, PVT
  • Virtuoso based custom Layout tools and flows
  • Calibre extraction flows, Totem & Redhawk for EM/IR
  • SiliconSmart, PrimeTimePhysical aspect of VLSI designs
  • Strong written and verbal communication skills
  • Bachelors or Masters degree in computer engineering/Electrical Engineering
Job Responsibility
Job Responsibility
  • Execute in CAD infrastructure team supporting multiple IC design projects
  • Establish and maintain standardized design flows and methodologies
  • Implement and support customized CAD flows for Fabric design groups
  • Enable the team in meeting the design and development targets by working closely with external tool vendors
  • Develop tools flows methodologies on digital back-end domains, sign-off flows for timing, power, EM/IR, DRC/LVS/DFM, etc.
  • Improve engineering efficiency while improving design quality in IP release process
  • Be single point contact for bugs and issues for custom and analog physical design team
  • Build flow in TCL, Python to ensure quality and faster executions
  • Understand different methodologies used across industry to adopt best practices
  • Leverage and deploy AMD AI systems to design teams
  • Fulltime
Read More
Arrow Right

Senior Staff Physical Design Engineer

We are looking for an adaptive, self-motivative physical design engineer to join...
Location
Location
Malaysia , Penang
Salary
Salary:
Not provided
amd.com Logo
AMD
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Strong experience and specialization in deep‑submicron ASIC physical design, including all phases from RTL-to-GDSII and signoff
  • Proven record of Physical Design signoff flow
  • Hands-on experience with industry-standard EDA tools (e.g., Cadence Innovus, Tempus, PrimeTime, Fusion Compiler, Calibre)
  • Excellent scripting skills in TCL, Shell, Python, or Perl to enhance PD flows and automation
  • Proven ability to work with cross-functional teams across multiple sites/time zones
  • Strong analytical, problem-solving, and communication skills
  • Familiarity with CPU and or GPU architecture
  • Proficiency in data analysis and interpretation
Job Responsibility
Job Responsibility
  • Static Timing Analysis (STA) across MMMC scenarios: Driving timing closure at block and full‑chip levels, resolving violations through ECOs, constraint refinements, and reviewing SoC and block‑level signoff readiness. Lead timing signoff (setup, hold, OCV, AOCV/POCV, SI, CDC interfaces) across all modes and corners
  • Logic Equivalence Check (LEC) for all blocks and full‑chip: Executing equivalence verification between RTL, synthesis, and P&R databases
  • Low‑power structural checks (UPF/CLP): Ensuring correctness of power‑intent implementation, power‑domain crossings, isolation/retention, and coverage of low‑power signoff flows
  • Physical Integrity Signoff: Overseeing DRC/LVS structural verifications, and ensuring designs adhere to foundry signoff rules. Perform and review IR drop, EM, and power integrity signoff
  • Clocking and top‑level mesh implementation and signoff
  • Own and drive block-level and/or full-chip physical implementation and signoff to tape-out
  • Analyze complex cross-block and top-level signoff issues and define closure strategy
  • Define and enforce signoff criteria, methodologies, and best practices
  • Partner with PD implementation teams to guide ECO strategy for timing, power, and physical fixes
  • Identify risk areas early and proactively drive mitigation plans
Read More
Arrow Right

Senior Manager Silicon Design Engineering

AMD seeks a passionate, collaborative leader with strong technical skills and th...
Location
Location
Malaysia , Penang
Salary
Salary:
Not provided
amd.com Logo
AMD
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelors or Masters degree in computer engineering/Electrical Engineering
  • Strong mentoring and coaching skills
  • Excellent people skills
  • Excellent verbal and written communication skills
  • Strong time management skills
  • Good understand of Analog Layout
  • Good understand of Analog Circuits
  • Able to review Analog Layout PDV results
  • Attention to detail
  • Good problem-solving skills
Job Responsibility
Job Responsibility
  • People Manager – responsible for Team Members
  • Career Development
  • Performance Management
  • Project Management
  • Able to manage multiple projects efficiently and effectively
  • Resource planning
  • Project scheduling
  • Project Tracking
  • Work closely with Engineering staff to ensure correct requirements are achieved
  • Project status report-out to various stakeholders
Read More
Arrow Right

Senior Quantum Design Verification Engineer

At Microsoft, our mission is to empower every person and every organization on t...
Location
Location
United States , Redmond
Salary
Salary:
119800.00 - 234700.00 USD / Year
https://www.microsoft.com/ Logo
Microsoft Corporation
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Doctorate in Physics, Engineering, or related field AND 1+ year(s) experience in industry or in a research and development environment, could include completion of a post doctoral research position
  • OR Master's Degree in Physics, Engineering, or related field AND 4+ years experience in industry or in a research and development environment
  • OR Bachelor's Degree in Physics, Engineering, or related field AND 6+ years experience in industry or in a research and development environment
  • OR equivalent experience
  • Ability to meet Microsoft, customer and/or government security screening requirements
  • Microsoft Cloud Background Check
  • proof of citizenship or permanent residency
Job Responsibility
Job Responsibility
  • Define pre-silicon Simulation, post-silicon Validation/Characterization plans for SoC/ intellectual property (IP)
  • coordinate and drive individuals, contingent staff and external vendors towards creating a high-quality design
  • Own and create verification environments and tests for IP level and SoC level designs
  • validate designs in simulation with both pre and post layout RTL/netlists
  • Setup Databases, flows for SoC/IP repositories
  • Setup Bug-Tracking systems
  • Drive Milestone reviews, reports/status
  • Create testplans for pre-silicon simulation verification including for both digital and analog components
  • performing Analog Mixed Signal Simulation models
  • Collaborate with Design for Test (DFT) team to test DFT features
  • Fulltime
Read More
Arrow Right

Senior Staff Product Development Engineer (SOC / Characterization)

Location
Location
Singapore , Singapore
Salary
Salary:
Not provided
amd.com Logo
AMD
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Extensive years of experience into post-silicon validation with strong background on SoC validation and system level testing
  • Technical leadership experience leading a small group of senior engineers
  • Strong understanding of ARM SoC architecture and Memory protocols such as DDR5 and LPDDR5
  • Experienced on bench testing and debug skills with lab instruments usage
  • Proficiency in using test equipment such as oscilloscopes, logic analyzers and protocol analyzers
  • Experienced in Linux environment, data analysis and scripting languages (e.g. Python, Perl) for automation and data processing
  • Strong communication and leadership skills, including data presentation and ability to work well in a group environment that spans across continents
  • Experience with AMD/Xilinx Vivado and FPGA design flow is a plus
  • BS in EE, CS, ECE or related field
  • MS preferred
Job Responsibility
Job Responsibility
  • Gain expertise into the AMD SoC architecture to characterize next generation Memory Subsystem (Controller, PHY and IO) for various supported protocols such as DDR4, LPDDR4, DDR5, LPDDR5, DDR6 and LPDDR6
  • Understand Pattern development nuances and guide the team for bench data collection and debug with lab instruments when necessary
  • Work closely with cross functional teams from design and firmware side to identify key new features, firmware stability and ensure proper test coverage for the same
  • Drive continuous improvement initiatives on automated test scripts and test frameworks for efficient data collection, test-time optimization and data analysis
  • Stay updated with the latest developments in Memory specifications and trends to inform product strategy and direction
  • Statistical data analysis to post process volume results for data correlation across Process corners and outlier analysis
  • Responsible for isolating the issue to a specific area such as test gaps, SW bug, silicon bug, or process deviation using bench setup and instill good debug practices in the team
  • Drive cross-functional discussions to address the issues uncovered from debugs and collaborate for ensuring screens are in-place for gaps identified
What we offer
What we offer
  • Benefits offered are described: AMD benefits at a glance
  • Fulltime
Read More
Arrow Right

Senior Staff Test Engineering Lead

The Technical Lead is responsible for the test solution for a next-generation AM...
Location
Location
Singapore , Singapore
Salary
Salary:
Not provided
amd.com Logo
AMD
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Strong hands-on experience supporting complex SoC products (e.g., mobile or automotive processing units)
  • Proven technical leadership across at least one full SoC product lifecycle (pre silicon to production)
  • Deep expertise in DFT and ATE test methodologies, spanning areas like ATPG Scan, MBIST, Functional, and High‑Speed IO testing across complex SoC environments
  • Strong experience with Advantest 93k/Teradyne test platforms
  • Solid understanding of CPU / GPU / SoC architectures with system level interactions as a plus
  • Strong programming or scripting skills (Python, C/C++, Perl, Java)
  • Experience with industry EDA tools (Mentor, Synopsys, Cadence) is a plus
  • Demonstrated ability to act as a technical decision‑maker and mentor within the test organization
  • Strong communication skills to engage deeply with global, cross‑functional engineering teams
  • Willingness and capability to take on broader ownership, including mentoring engineers and contributing to long‑term test strategy and team development
Job Responsibility
Job Responsibility
  • Define and drive pre silicon test and characterization strategies for complex SoC products
  • Establish DFT and pattern requirements, and work with Design and Verification teams to ensure test readiness prior to first silicon
  • Lead first silicon bring up, silicon debug, and characterization execution across PVT corners
  • Analyze yield, performance distributions, and device failures
  • lead root cause analysis and drive corrective actions across global teams
  • Perform circuit sensitivity analysis, interpret findings, and guide deep dive investigations to resolution
  • Drive innovation in SoC test, debug, DFT, and test methodology, translating ideas into production ready solutions
  • Own test content optimization to meet product quality and cost targets
  • Drive yield, test time, and margin improvements from wafer sort through backend test
  • Partner with manufacturing and quality teams to ensure stable, scalable production
  • Fulltime
Read More
Arrow Right