This list contains only the countries for which job offers have been published in the selected language (e.g., in the French version, only job offers written in French are displayed, and in the English version, only those in English).
We are looking for an adaptive, self-motivative physical design engineer to join our team. As a key contributor, you will be part of an engineering team to drive and improve AMD's abilities to deliver the MI/Navi series of GPU products to market. The Physical Design Engineering team, as part of GPU Engineering SoC team, furthers and encourages continuous technical innovation to showcase successes as well as facilitate continuous career development.
Job Responsibility:
Static Timing Analysis (STA) across MMMC scenarios: Driving timing closure at block and full‑chip levels, resolving violations through ECOs, constraint refinements, and reviewing SoC and block‑level signoff readiness. Lead timing signoff (setup, hold, OCV, AOCV/POCV, SI, CDC interfaces) across all modes and corners
Logic Equivalence Check (LEC) for all blocks and full‑chip: Executing equivalence verification between RTL, synthesis, and P&R databases
Low‑power structural checks (UPF/CLP): Ensuring correctness of power‑intent implementation, power‑domain crossings, isolation/retention, and coverage of low‑power signoff flows
Physical Integrity Signoff: Overseeing DRC/LVS structural verifications, and ensuring designs adhere to foundry signoff rules. Perform and review IR drop, EM, and power integrity signoff
Clocking and top‑level mesh implementation and signoff
Own and drive block-level and/or full-chip physical implementation and signoff to tape-out
Analyze complex cross-block and top-level signoff issues and define closure strategy
Define and enforce signoff criteria, methodologies, and best practices
Partner with PD implementation teams to guide ECO strategy for timing, power, and physical fixes
Identify risk areas early and proactively drive mitigation plans
Mentor senior and junior engineers
act as escalation point for signoff issues
Support post-silicon analysis and correlation (as required)
Requirements:
Strong experience and specialization in deep‑submicron ASIC physical design, including all phases from RTL-to-GDSII and signoff