CrawlJobs Logo
Microsoft Corporation Logo Microsoft Corporation · IT - Software Development

Senior SoC Design Engineer

United States, Mountain View 119800.00 - 234700.00 USD / Year · Job Posted March 04, 2026
Apply Position
Job Link Share

Job Description

Microsoft Silicon, Cloud Hardware, and Infrastructure Engineering (SCHIE) is the team behind Microsoft’s expanding Cloud Infrastructure and responsible for powering Microsoft’s “Intelligent Cloud” mission. SCHIE delivers the core infrastructure and foundational technologies for Microsoft's over 200 online businesses including Bing, MSN, Office 365, Xbox Live, Teams, OneDrive, and the Microsoft Azure platform globally with our server and data center infrastructure, security and compliance, operations, globalization, and manageability solutions. Our focus is on smart growth, high efficiency, and delivering a trusted experience to customers and partners worldwide and we are looking for passionate engineers to help achieve that mission. We are looking for a Senior SoC Design Engineer to work in the dynamic Microsoft Artificial Intelligence System on Chip (AISoC) Silicon team. The candidate must be a highly motivated self-starter who will thrive in this cutting-edge technical environment.

Job Responsibility

  • Part of the SOC design team driving many facets of high performance, high bandwidth designs
  • Working on Intellectual Property (IP) microarchitecture specification, Register Transfer Level (RTL) design, System on Chip (SOC) integration including clocking and resets, Synthesis and static checks such as Lint and Clock/Reset domain crossings
  • Interacting with various teams, including architecture, verification, and physical design, ensuring that the design is implemented and verified to the spec

Requirements

  • Doctorate in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 1+ years technical engineering experience
  • Master's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 4+ years technical engineering experience
  • Bachelor's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 5+ years technical engineering experience
  • equivalent experience
  • Ability to meet Microsoft, customer and/or government security screening requirements
  • Required to pass the Microsoft Cloud Background Check upon hire/transfer and every two years thereafter
  • Required to provide either proof of country of citizenship or proof of US residency or other protected status for assessment of eligibility to access export-controlled information
  • 8+ years expertise in Digital Design including microarchitecture specification development, RTL coding in Verilog/System Verilog and Clock Domain Crossing (CDC)/Lint closure
  • 6+ years of experience delivering successful IP or Application Specific Integrated Circuits (ASIC)/SOC designs
  • 4+ years of experience in Synthesis, Timing constraints, Power, Performance, Area (PPA) trade-offs and Post-Silicon Debug
  • 4+ experience in Designing Fabric/Network On Chip or Networking ASICs or Complex Control Logic
Microsoft Corporation - All Job Offers

Looking for more opportunities?

Search for other job offers that match your skills and interests.

Suggested Tags: Frontend Developer Secretary Talent Manager Salesforce Administrator Data Analyst
Similar Jobs for

Senior SoC Design Engineer

8 matching positions

Senior Staff Silicon Design Engineer (Design Verification)

At AMD, our mission is to build great products that accelerate next-generation c...
Location
Location
Malaysia , Penang
Salary
Salary:
Not provided
amd.com Logo
AMD
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Strong experience in ASIC/SoC design
  • Strong hands-on verilog development experience, familiar with scripting languages like Perl
  • Good experience on complicate hub,control IP design
  • Strong problem solving, independent thinking, teamwork and communication skills
  • Bachelor or Master degree in E&E or Computer Engineering. (Preferred Master Degree)
Job Responsibility
Job Responsibility
  • Own part of IP feature design with cooperation with other designers
  • As one of IP design team members, own for IP level design work, including architecture define (partly own or join), spec documentation, RTL coding, RTL delivery and signoff
  • The target IP is used for all AMD mainstream products, product generation upgrade, reusability and scalibility need to be considered in architecture define and RTL maintain, as well as compliant to system application and sw/fw/hw cooperation.
  • Need to co-work with other teams closely, include communication with AMD global soc architect and IP architect, closely work with verification team, trace and support backend work, silicon validation support.
What we offer
What we offer
  • AMD benefits at a glance.
Read More
Arrow Right

Senior SOC Engineer

At Paribu, every team member plays a crucial role in driving innovation and deli...
Location
Location
Türkiye , İstanbul
Salary
Salary:
Not provided
paribu.com Logo
Paribu
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelor’s degree in Computer Science, Electronics Engineering, or related fields
  • 3+ years of IT security experience and relevant SOC Operations & Incident Management skills
  • Strong verbal and written communication skills in English
  • In-depth understanding of Incident Response methodologies and taxonomy
  • Proven experience in implementing SOC tools, including design, migration, implementation, and operation
  • Proficiency in using Security Analytics for threat detection
  • Hands-on experience with Splunk Enterprise Security tools
  • Strong knowledge of log sources (Windows Event Logs, Linux Syslog, Firewalls, IPS/IDS, EDR, DLP, Cloud Environments, etc.)
  • Proficiency in Splunk SPL Queries and ability to create unique dashboards, alerts, and correlation searches
  • Passionate about security technology and staying current with industry trends
Job Responsibility
Job Responsibility
  • Continuously monitoring emerging threats and Indicators of Compromise (IOCs), and proactively implementing timely detection and prevention measures
  • Developing and implementing threat modelling maps using the MITRE ATT&CK framework
  • Acting as a Level 3 Incident Response Specialist, providing pivotal support to SOC Analysts
  • Overseeing system triage activities to ensure efficient response and resolution
  • Playing a significant role in resilience activities against cybercrimes
  • Leading major SOC modernization projects, including adopting and implementing new technologies, managing large-scale migrations, and designing end-to-end processes
  • Architecting, deploying, managing, and securing SIEM, EDR, and Threat Intelligence systems
  • Establishing advanced correlation rules for various use cases to enhance detection capabilities
  • Creating and publishing data models to facilitate ease of access and analysis for data requestors
  • Building custom solutions to address specific security challenges
What we offer
What we offer
  • Meal allowance – Generous support with a flexible meal card
  • Private health insurance – Comprehensive coverage for employees, including spouse and children
  • Commuting support – Financial support for commuting based on your office route
  • S.O.S. leave (10 days) – Additional leave days up to 10 days per year for urgent and unexpected matters, apart from annual leave
  • Birthday leave – One extra day off during your birthday month
  • Language learning support – Resources to enhance English communication skills
  • Personal development support – Budget for exploring hobbies, attending professional courses, and personal growth
  • Well-being & health platform – Access to digital health and wellness services, including mental health support, and well-being resources
  • Relocation allowance – Financial support for relocation within a 15-km radius of the Paribu’s office
  • Top-tier work equipment – High-performance devices and all the essential tools you need to do your best work
  • Fulltime
Read More
Arrow Right

Senior Design Verification Engineer – Security IP

WHAT YOU DO AT AMD CHANGES EVERYTHING. At AMD, our mission is to build great pro...
Location
Location
India , Bangalore
Salary
Salary:
Not provided
amd.com Logo
AMD
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • BSc with a minimum of equivalent 5 years relevant experience
  • or MSc with a minimum of equivalent 3 years
  • or PhD in a directly related research area and a minimum of 1 year
  • A minimum of equivalent 10 years relevant experience if as advanced level team members
  • Proven understanding of MP subsystem and/or common hardware datapath accelerator architectures as well as deep knowledge of applicable state-of-art verification methodology and best practices, if as advanced level team members
  • Proficient in System Verilog, object oriented programming, and scripting (using Ruby, Perl, Python and Makefile)
  • Proven skills in creating UVC and other UVM components. Experience with C-DPI and Formal Verification techniques are valuable assets
  • Excellent understanding of standard bus/interface protocols (i.e. AXI, AHB, AMBA)
  • Proven experience with ASIC verification tools: simulation, debugging, linting, power aware simulation, etc.
  • Relevant design domain specific knowledge and technical leadership capability required for advanced level candidates
Job Responsibility
Job Responsibility
  • Develop and maintain block level IP and MP subsystem verification architecture, testbenches, test methodology and infrastructure
  • Develop and debug test plans using SystemVerilog/UVM constrained-random test methodology, C-DPI directed test methodology, formal proof verification methodology, and using object-oriented programming (OOP) techniques to implement/maintain testbenches and tests
  • Triage regressions, debug simulations, analyze coverage, work/resolve technical issues with design, verification and other teams to achieve verification closure
  • Participate in MP subsystem specification, influence IP micro-architecture development (design for verification aspect), design and execute reusable test methodology across individual MP subsystems
  • Debug and solve integration issues with SoC Integration and SoC DV teams
  • Provide technical leadership in verification methodology development and critical problem resolution if as advanced level team members
  • Provide project execution leadership in term of technical assignment ownership, technical mentorship, task planning through divide and conquer, task progress reporting and forecasting if as advanced level team members
  • Fulltime
Read More
Arrow Right

Senior Silicon Design Engineer

Push Boundaries, Deliver Innovation and Change the World! In this role you will ...
Location
Location
Malaysia , Penang
Salary
Salary:
Not provided
amd.com Logo
AMD
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Good understanding on ASIC/SOC design verification flow with SV/UVM/Formal Verification
  • Good experiences with simulation model creation and testbench build (better with UVM)
  • Good logical thinking and expression
  • Good cooperation cross teams
  • Bachelors or Masters degree in Computer Engineering/Electrical and Electronics Engineering
  • X86/ARM/8051 architecture
  • AMBA(AXI/AHB/APB) bus
  • PCIe protocol
  • f/w writing and debug experience
  • experience to co-work with f/w team for f/w sequence define in embedded design
Job Responsibility
Job Responsibility
  • Apply current functional verification techniques to perform and improve pre-silicon IP verification quality and product Time to Market for ASIC/SOC design
  • Technically involve in the porting/creation of the DV environment for the new design
  • block and IP level test plan creation and implementation
  • coverage analysis
  • regression cleanup
  • Work independently on various DV tasks and providing technical guidance to the DV team
  • lead a big DV task inside team or cross team
What we offer
What we offer
  • AMD benefits at a glance
  • Fulltime
Read More
Arrow Right

Senior Silicon Design Engineer

WHAT YOU DO AT AMD CHANGES EVERYTHING: At AMD, our mission is to build great pro...
Location
Location
United Kingdom , Belfast
Salary
Salary:
Not provided
amd.com Logo
AMD
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelor’s, Master’s, or PhD in Electronic Engineering, Computer Science, or a related field
  • Hands on experience in ASIC/SoC design
  • Strong expertise in Verilog/SystemVerilog (or VHDL)
  • Proven experience delivering complex digital hardware systems to silicon
  • Solid understanding of microarchitecture and hardware/software trade-offs
  • Experience with industry-standard ASIC design, simulation, and synthesis flows
  • Strong debugging, analytical, and problem-solving skills
Job Responsibility
Job Responsibility
  • Lead the design and delivery of complex ASIC blocks for data center networking silicon
  • Contribute to and influence architecture definition and microarchitecture decisions
  • Translate system requirements into detailed specifications and high-quality RTL implementations
  • Work closely with verification, physical design, and validation teams to ensure first-silicon success
  • Drive quality, power, and area optimization across the design
  • Mentor junior engineers and contribute to engineering best practices
  • Collaborate across global teams to align on technical direction and execution
  • Fulltime
Read More
Arrow Right

Senior Silicon Design Engineer

WHAT YOU DO AT AMD CHANGES EVERYTHING  At AMD, our mission is to build great pro...
Location
Location
United Kingdom , Penicuik
Salary
Salary:
Not provided
amd.com Logo
AMD
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelor's, Master's, or PhD in Electronic Engineering, Computer Science, or a related field
  • 10+ years of experience in ASIC/SoC design
  • Strong expertise in Verilog/SystemVerilog (or VHDL)
  • Proven experience delivering complex digital hardware systems to silicon
  • Solid understanding of microarchitecture and hardware/software trade-offs
  • Experience with industry-standard ASIC design, simulation, and synthesis flows
  • Strong debugging, analytical, and problem-solving skills
Job Responsibility
Job Responsibility
  • Lead the design and delivery of complex ASIC blocks for data center networking silicon
  • Contribute to and influence architecture definition and microarchitecture decisions
  • Translate system requirements into detailed specifications and high-quality RTL implementations
  • Work closely with verification, physical design, and validation teams to ensure first-silicon success
  • Drive quality, power, and area optimization across the design
  • Mentor junior engineers and contribute to engineering best practices
  • Collaborate across global teams to align on technical direction and execution
  • Fulltime
Read More
Arrow Right

Senior RTL Design Engineer

As a member of the Server SoC Group, you will help bring to life cutting-edge de...
Location
Location
India , Hyderabad
Salary
Salary:
Not provided
amd.com Logo
AMD
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Understanding SoC Design aspects that includes Clocking, IO, Latency, Reset, Fuse map, SoC Topology Networks
  • 12+ years of experience in SoC Integration activities and definition of micro architecture
  • Experience with Verilog, Perl/Shell scripting, and all RTL quality checks
  • Triaging and debugging issues reported by Verification teams
  • Bachelors or Masters degree in computer engineering/Electrical Engineering
Job Responsibility
Job Responsibility
  • Work with SoC Architects, IP Design Teams and define micro architecture that includes clocking, reset, IO, Fuse
  • Implement SoC Design features/blocks, own connectivity across IP's
  • Work with Physical Design Team and deliver/triage all collaterals required for PD and implement SoC topology networks based on Full Chip floorplan and other Physical Design requirements
  • Own and drive RTL Quality checks/Audit that includes Lint/CDC/VCLP/Connectivity
  • Fulltime
Read More
Arrow Right

Senior Silicon Design Engineer

This role will focus on planning, micro architect, documenting, code and debug t...
Location
Location
Romania , IASI
Salary
Salary:
Not provided
amd.com Logo
AMD
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Experience with digital circuits and the ability to synthesize small circuitry
  • Experience with Verilog Hardware description Language is highly desirable
  • Good understanding of how a microprocessor/microcontroller works and how such devices can be interfaced with various peripherals like memories and io devices
  • Good understanding on cache coherency protocols is desirable
  • Proficient in debugging firmware and RTL code using simulation tools
  • Exposure to leadership or mentorship is an asset
  • Excellent communication skills & teamwork experience is highly desirable
  • Bachelors or Masters degree in computer engineering/Electrical Engineering
Job Responsibility
Job Responsibility
  • Collaborate with architects, hardware engineers, and firmware engineers to understand the new features to be designed
  • Micro architect the feature, document it, estimate the effort and review the implementation with RTL lead and verification team
  • Execute the RTL code of the new feature at best quality and within the estimated duration
  • Debug and fix the RTL bugs, fix timing, area and power consumption issues
  • Debug support for SOC simulation, emulation and actual silicon bring-up in lab
  • Analyze code coverage and detect holes in the verification environment
  • Fulltime
Read More
Arrow Right