CrawlJobs Logo

Senior Silicon Test Engineer

https://www.microsoft.com/ Logo

Microsoft Corporation

Location Icon

Location:
United States , Redmond

Category Icon
Category:
IT - Software Development

Job Type Icon

Contract Type:
Not provided

Salary Icon

Salary:

119800.00 - 234700.00 USD / Year
Save Job
Save Icon
Apply Position

Job Description:

Microsoft Silicon, Cloud Hardware, and Infrastructure Engineering (SCHIE) is the team behind Microsoft’s expanding Cloud Infrastructure and responsible for powering Microsoft’s “Intelligent Cloud” mission. SCHIE delivers the core infrastructure and foundational technologies for Microsoft's over 200 online businesses including Bing, MSN, Office 365, Xbox Live, Teams, OneDrive, and the Microsoft Azure platform globally with our server and data center infrastructure, security and compliance, operations, globalization, and manageability solutions. Our focus is on smart growth, high efficiency, and delivering a trusted experience to customers and partners worldwide and we are looking for passionate engineers to help achieve that mission. The Compute Silicon & Manufacturing Engineering (CSME) organization within SCHIE is responsible for design, development, manufacturing and packaging of Microsoft's state-of-the-art computer chips, notably the Azure Cobalt. Our solutions provide sustainable strategic advantage to Microsoft and enable our customers to achieve more. As Microsoft's cloud business continues to grow the ability to deploy new offerings and hardware infrastructure on time, in high volume with high quality and lowest cost is of paramount importance. To achieve this goal, the Silicon Manufacturing and Packaging Engineering team is instrumental in defining and delivering operational measures of success for hardware manufacturing, improving the planning process, quality, delivery, scale and sustainability related to Microsoft cloud hardware. We are looking for seasoned engineers with a dedicated passion for customer focused solutions, insight and industry knowledge to envision and implement future technical solutions that will manage and optimize the Cloud infrastructure. We are looking for a Senior Silicon Test Engineer to join the team.

Job Responsibility:

  • Responsible for product and test engineering activities supporting new product development and manufacturing
  • Contribute to silicon bring-up, validation, and manufacturing readiness while working closely with cross-functional partners
  • Support semiconductor IC development across fabrication, manufacturing test, and packaging phases
  • Contribute to ATE test program development, including test method implementation, test bring-up, silicon characterization, debug, and yield analysis
  • Execute defined test plans and methodologies while identifying issues and escalating risks with clear technical data
  • Apply working knowledge of Design-for-Test (DFT), silicon fabrication processes, product qualification and reliability, and basic transistor theory
  • Collaborate with design, DFT, product, and manufacturing teams to support test readiness and issue resolution
  • Gain exposure to product domains such as high-performance computing, AI, GPUs, and telecom, as applicable to assigned projects
  • Apply industry-standard DFT features, including Memory BIST, JTAG, and at-speed testing
  • Support DFT test content generation, pre-silicon validation, and post-silicon debug activities
  • Work with Design DFT teams to support simulation and emulation activities for test validation

Requirements:

  • Doctorate in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 1+ year(s) technical engineering experience
  • OR Master's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 4+ years technical engineering experience
  • OR Bachelor's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 5+ years technical engineering experience
  • OR equivalent experience
  • Ability to meet Microsoft, customer and/or government security screening requirements
  • This position will be required to pass the Microsoft Cloud Background Check upon hire/transfer and every two years thereafter
  • This role will require access to information that is controlled for export under export control regulations
  • As a condition of employment, the successful candidate will be required to provide either proof of their country of citizenship or proof of their US. residency or other protected status
  • To meet this legal requirement, and as a condition of employment, the successful candidate’s citizenship will be verified with a valid passport

Nice to have:

  • 5+ years of experience in integrated circuit development, including product and test engineering, with hands-on exposure to ATE test program development, pre-silicon, first silicon bring-up, or new product introduction
  • Experience working on complex SoCs or chips, including exposure to high-performance, AI, or advanced-node designs
  • Clear written and verbal communication skills with the ability to present technical data effectively
  • Experience collaborating with cross-functional teams in a structured development environment
  • Working knowledge of probability, statistics, and basic DOE concepts
  • Familiarity with DFT and DFM techniques
  • Exposure to mixed-signal IP test development is a plus
  • Demonstrated adaptability, curiosity, and constructive problem-solving approach
  • Growth Mindset with a desire to learn and expand technical depth
  • Proficiency with Linux-based environments

Additional Information:

Job Posted:
March 24, 2026

Employment Type:
Fulltime
Work Type:
On-site work
Icon
Microsoft Corporation - All Job Offers
Job Link Share:
Copy Link Icon
Facebook Icon Twitter Icon LinkedIn Icon

Looking for more opportunities? Search for other job offers that match your skills and interests.

Briefcase Icon

Similar Jobs for Senior Silicon Test Engineer

Network Software Test – Senior Software Engineer

About Arrcus: Arrcus was founded to enhance business efficiency through superior...
Location
Location
India , Bangalore
Salary
Salary:
Not provided
arrcus.com Logo
Arrcus
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • BS/MS in Computer Engineering/Computer Science or equivalent degree
  • Ability to write high quality automated test cases using Python
  • 5+ years of hands-on test experience of Networking protocols such as OSPF, BGP, ISIS, MPLS, BFD, MLAG, EVPN, VxLAN, SR-MPLS, SRv6
  • Proficient in the use of traffic generators to develop Data Path and Control Plane Test cases
  • Growing the existing automation framework to support customer user case testing scenarios and cross-feature integrations
  • Working knowledge of Test Harness like Robot framework, Jinja2 templating
  • Expertise in Scale and Performance Testing using simulation for customer networks
  • Using development infrastructure tools, such as Jenkins, Git, JIRA, etc.
  • Familiarity with Docker Containers, VMs expected
  • Knowledge of Network merchant silicon chipsets and Whitebox platforms
Job Responsibility
Job Responsibility
  • Deep understanding of Layer 2/3 protocols like BGP, BGP EVPN, ISIS, SR, MPLS,L3VPN, SRv6, and ability to validate networking functionality and performance through automation
  • Ability to understand and learn Service Provider, Datacenter, Campus/ Enterprise Customer Solutions
  • Influence development team to align with customer expectations with respect to deployment and UX needs
  • Creative problem solving and excellent Troubleshooting skills
  • Ability to handle multiple tasks and complete them on time
  • Good documentation and presentation skills
What we offer
What we offer
  • Generous compensation packages including equity
  • Medical Insurance
  • Parental Leave
  • Sabbatical leave (After 4 years of service)
  • Fulltime
Read More
Arrow Right

Senior Photonics Design Engineer

As a Photonic Design Engineer at Salience Labs, you will play a crucial role in ...
Location
Location
United Kingdom , Oxford
Salary
Salary:
Not provided
saliencelabs.ai Logo
Salience Labs
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Master’s degree in physics, photonics, electrical engineering, or optical engineering, with 5+ years of relevant experience (Ph.D. preferred)
  • Strong understanding of waveguide optics, integrated photonic devices, and semiconductor physics
  • Knowledge of silicon photonic components, with an understanding of their trade-offs
  • Experience in modelling and simulating integrated photonic devices, using both commercial software and analytical approaches
  • Excellent communication skills, critical thinking, and self-motivation
Job Responsibility
Job Responsibility
  • Designing and modelling passive and active silicon photonic devices and integrated photonic systems, including III-V's
  • Prototyping novel photonic components and architectures, designing suitable test structures, and validating experimental results against simulations
  • Using simulation and experimental data to evaluate device performance and guide engineering decisions
  • Working with the architecture team to develop system-level models for photonic integration
  • Supporting hardware and software teams to ensure alignment with system-level performance goals
  • Collaborating with component test engineers to design experiments and analyse results
  • Helping create and maintain the codebase for photonics component layout in GDS format
  • Partnering with manufacturing teams to optimise and transition designs into volume production
  • Contributing to intellectual property development, including filing patents for novel innovations
Read More
Arrow Right

Senior Test Engineer

Microsoft Silicon, Cloud Hardware, and Infrastructure Engineering (SCHIE) is the...
Location
Location
United States , Hillsboro
Salary
Salary:
119800.00 - 234700.00 USD / Year
https://www.microsoft.com/ Logo
Microsoft Corporation
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Doctorate in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 1+ year(s) technical engineering experience
  • Master's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 4+ years technical engineering experience
  • Bachelor's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 5+ years technical engineering experience
  • Ability to meet Microsoft, customer and/or government security screening requirements
  • This position will be required to pass the Microsoft Cloud Background Check upon hire/transfer and every two years thereafter
  • This role will require access to information that is controlled for export under export control regulations
  • As a condition of employment, the successful candidate will be required to provide either proof of their country of citizenship or proof of their US. residency or other protected status
  • To meet this legal requirement, and as a condition of employment, the successful candidate’s citizenship will be verified with a valid passport
Job Responsibility
Job Responsibility
  • Responsible for product and engineering activities supporting new product development and manufacturing, with primary focus on memory test
  • Contribute to silicon bring-up, validation, and manufacturing readiness while working closely with cross-functional partners
  • Support semiconductor IC development across fabrication, manufacturing test, and packaging phases
  • Contribute to ATE test program development, including test method implementation, test bring-up, silicon characterization, debug, and yield analysis for embedded memories
  • Execute defined test plans and methodologies while identifying issues and escalating risks with clear technical data
  • Apply working knowledge of Design-for-Test (DFT), silicon fabrication processes, product qualification and reliability, and basic transistor theory
  • Collaborate with design, DFT, product, and manufacturing teams to support memory test readiness and issue resolution
  • Gain exposure to product domains such as high-performance computing, AI, GPUs, and telecom, as applicable to assigned projects
  • Apply industry-standard DFT features, including Memory BIST, JTAG, and at-speed testing
  • Support Memory BIST test content generation, pre-silicon validation, and post-silicon debug activities
  • Fulltime
Read More
Arrow Right

Senior System Product Test Engineer

Microsoft Silicon, Cloud Hardware, and Infrastructure Engineering (SCHIE) is the...
Location
Location
United States , Hillsboro
Salary
Salary:
119800.00 - 234700.00 USD / Year
https://www.microsoft.com/ Logo
Microsoft Corporation
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Doctorate in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 1+ year(s) technical engineering experience OR Master's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 4+ years technical engineering experience OR Bachelor's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 5+ years technical engineering experience OR equivalent experience
  • The ability to meet Microsoft, customer and/or government security screening requirements are required for this role
  • 4+ years of experience in Developing Integrated Circuits (pre-silicon, first silicon bring-up, new product introduction)
  • 4+ years of experience in product and test engineering, specializing in System Level Test
  • Experience with system level test for products in any of the following categories: CPUs, GPUs, high performance compute
  • Knowledge of system level test architecture, infrastructure (i.e., hardware and software) requirements, test case development flows, test case generation and selection
  • Effective communication, collaboration and teamwork skills and ability to lead, grow, and contribute to diverse and inclusive teams
  • Understanding of product manufacturing and test processes
  • Understanding system hardware, software and firmware
  • Understanding of board level schematics
Job Responsibility
Job Responsibility
  • Support developing system level test (SLT) and platform, strategy, requirements, tools, methodologies across hardware and software
  • Collaborating with team members and partner teams to develop and integrate hardware, firmware, content, and automation solution for SLT platform
  • Product characterization and correlation for power/performance from system to ATE
  • Generate and leverage correlation, characterization, and performance data to optimize outgoing quality and power/performance
  • Define, guide, and contribute to the development of the software automation infrastructure for SLT and system to tester correlation activities
  • Management of multiple development activities across a variety of product groups
  • System level failure triage and debug across silicon, hardware, software
  • Fulltime
Read More
Arrow Right

Senior Manager Product Development Engineering - ATE Test Solutions

We are the high-end test engineering team providing test solutions for Data Cent...
Location
Location
Singapore , Singapore
Salary
Salary:
Not provided
amd.com Logo
AMD
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Strong technical, analytical, leadership and problem-solving skills
  • Independent and resourceful individual
  • Proficient understanding of DFT(Design-For-Test) architecture for SOC (System-On-Chip) product
  • Strong test development, Silicon characterization/debug working experience various industry standard ATE test platforms
  • Data analysis
  • Good understanding of power and performance characterization on ATE
  • ATE Test handling/ execution and development experience - Advantest V93K experience preferred (Advantest SMT8 experience is a plus)
  • Software programming and scripting proficiency (C++, Java, Groovy, Perl, Ruby, Python)
  • Proficiency in Windows and Linux operating systems
  • Experience with HVM (High Volume Manufacturing) is a strong plus
Job Responsibility
Job Responsibility
  • Accountable to drive test solution/coverage development, optimization to meet business milestone, cost and quality
  • ATE Test patterns & test flows/method development, debug, test and characterization
  • Pre-Silicon engagement with Design, test solution/methodology scoping, planning & validation
  • Post Silicon Bring up of test patterns leading to optimization for mass production enablement
  • Characterization execution/analysis and debug of new silicon designs and process technologies
  • Optimization of test coverage and flows for increased quality, yield, cost improvement, and test time reduction
  • Conduct engineering evaluations and analysis to drive closure of production issues
  • Solves complex, novel, and non-recurring problems
  • initiate significant changes to existing processes/methods and leads development and implementation
  • Influences technical decisions that have a significant impact on final product
Read More
Arrow Right

Senior Staff Test Engineering Lead

The Technical Lead is responsible for the test solution for a next-generation AM...
Location
Location
Singapore , Singapore
Salary
Salary:
Not provided
amd.com Logo
AMD
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelor/Master in Electrical/Electronic Engineering
  • Strong hands-on experience supporting complex SoC products (e.g., mobile or automotive processing units)
  • Proven technical leadership across at least one full SoC product lifecycle (pre silicon to production)
  • Deep expertise in DFT and ATE test methodologies, spanning areas like ATPG Scan, MBIST, Functional, and High‑Speed IO testing across complex SoC environments
  • Strong experience with Advantest 93k/Teradyne test platforms
  • Solid understanding of CPU / GPU / SoC architectures with system level interactions
  • Strong programming or scripting skills (Python, C/C++, Perl, Java)
  • Experience with industry EDA tools (Mentor, Synopsys, Cadence)
  • Demonstrated ability to act as a technical decision‑maker and mentor within the test organization
  • Strong communication skills to engage deeply with global, cross‑functional engineering teams
Job Responsibility
Job Responsibility
  • Define and drive pre silicon test and characterization strategies for complex SoC products
  • Establish DFT and pattern requirements, and work with Design and Verification teams to ensure test readiness prior to first silicon
  • Lead first silicon bring up, silicon debug, and characterization execution across PVT corners
  • Analyze yield, performance distributions, and device failures
  • lead root cause analysis and drive corrective actions across global teams
  • Perform circuit sensitivity analysis, interpret findings, and guide deep dive investigations to resolution
  • Drive innovation in SoC test, debug, DFT, and test methodology, translating ideas into production ready solutions
  • Own test content optimization to meet product quality and cost targets
  • Drive yield, test time, and margin improvements from wafer sort through backend test
  • Partner with manufacturing and quality teams to ensure stable, scalable production
Read More
Arrow Right

Senior Engineer - Design for Test (DFT)

Microsoft Silicon, Cloud Hardware, and Infrastructure Engineering (SCHIE) is the...
Location
Location
United States , Hillsboro
Salary
Salary:
119800.00 - 234700.00 USD / Year
https://www.microsoft.com/ Logo
Microsoft Corporation
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Doctorate in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 1+ year(s) technical engineering experience
  • Master's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 4+ years technical engineering experience
  • Bachelor's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 5+ years technical engineering experience
  • equivalent experience
  • 4+ years of experience in the field of DFT knowledge about industry standard practice in Design for Test
  • ATPG, JTAG, Memory BIST, and trade-offs between test quality and test time
  • Ability to meet Microsoft, customer and/or government security screening requirements
  • Microsoft Cloud Background Check
Job Responsibility
Job Responsibility
  • Own block level DFT u-arch specification documentation & provide Test solutions in design for test chips and products
  • Ensure DFX goals (testability, debug, manufacturability, System Test, System Debug, Repair) are met by these IPs, ensure analog to digital boundaries are reliably tested. Review coverage metrics for Digital logic
  • Maintain & enhance existing DFT tools by understanding product needs & tailor solutions for current and upcoming products, also with the use of AI
  • Provide test plans and engage closely with verification engineers to perform waveform reviews
  • Ensure RTL quality pre-DFT to ensure the RTL is good for DFT insertion and coverage
  • Hold a primary role in enabling silicon by working directly with test engineers to bring up test vectors, and analyzing yield & diagnosis
  • Work as part of DFX (Test & Debug) team & closely collaborate with highly energetic cross functional team members (Architects, front-end & back-end design/verification, Physical design, and post-silicon manufacturing) with respect and with One Microsoft mentality to establish synergies
  • Fulltime
Read More
Arrow Right

Senior Silicon Analog/Power Validation Engineer

Microsoft Silicon, Cloud Hardware, and Infrastructure Engineering (SCHIE) is the...
Location
Location
United States , Hillsboro
Salary
Salary:
119800.00 - 234700.00 USD / Year
https://www.microsoft.com/ Logo
Microsoft Corporation
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Doctorate in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 1+ year(s) technical engineering experience OR Master's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 4+ years technical engineering experience OR Bachelor's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 5+ years technical engineering experience OR equivalent experience.
  • Ability to meet Microsoft, customer and/or government security screening requirements are required for this role. These requirements include but are not limited to the following specialized security screenings: Microsoft Cloud Background Check: This position will be required to pass the Microsoft Cloud Background Check upon hire/transfer and every two years thereafter.
Job Responsibility
Job Responsibility
  • Own post-silicon validation of one of the following areas electrical/analog, or power/performance.
  • Define, guide, and contribute to the implementation of silicon debug tools and capabilities.
  • Become an expert on the overall architecture, implementation of complex power delivery /features/flows and their interactions with other parts of the SoC, with the platform, and with software.
  • Provide technical guidance, coaching, and mentorship to other engineers in your areas of expertise.
  • Develop validation strategy, requirements, environments, tools, and methodologies including debug board and hardware/software requirements.
  • Apply your knowledge of validation principles and techniques and your judgement to write test plans and implement them by developing test content, scripts, tools and other validation collateral.
  • Execute content in post-silicon, triage and debug failures.
  • Apply your growth mindset to learn and adapt in a complex and dynamic environment.
  • Engage with partners to drive continuous improvement to the design, to validation plans/collateral, and methodology to prevent, reduce, and/or find bugs sooner, more easily, or more reliably.
  • Apply your One Microsoft mentality to collaborate with and influence architects, logic designers, verification engineers, other post-silicon validators, and IP and tool providers.
  • Fulltime
Read More
Arrow Right