CrawlJobs Logo
Microsoft Corporation Logo Microsoft Corporation · IT - Software Development

Senior Silicon Test Engineer

United States, Redmond 119800.00 - 234700.00 USD / Year · Job Posted March 24, 2026
Apply Position
Job Link Share

Job Description

Microsoft Silicon, Cloud Hardware, and Infrastructure Engineering (SCHIE) is the team behind Microsoft’s expanding Cloud Infrastructure and responsible for powering Microsoft’s “Intelligent Cloud” mission. SCHIE delivers the core infrastructure and foundational technologies for Microsoft's over 200 online businesses including Bing, MSN, Office 365, Xbox Live, Teams, OneDrive, and the Microsoft Azure platform globally with our server and data center infrastructure, security and compliance, operations, globalization, and manageability solutions. Our focus is on smart growth, high efficiency, and delivering a trusted experience to customers and partners worldwide and we are looking for passionate engineers to help achieve that mission. The Compute Silicon & Manufacturing Engineering (CSME) organization within SCHIE is responsible for design, development, manufacturing and packaging of Microsoft's state-of-the-art computer chips, notably the Azure Cobalt. Our solutions provide sustainable strategic advantage to Microsoft and enable our customers to achieve more. As Microsoft's cloud business continues to grow the ability to deploy new offerings and hardware infrastructure on time, in high volume with high quality and lowest cost is of paramount importance. To achieve this goal, the Silicon Manufacturing and Packaging Engineering team is instrumental in defining and delivering operational measures of success for hardware manufacturing, improving the planning process, quality, delivery, scale and sustainability related to Microsoft cloud hardware. We are looking for seasoned engineers with a dedicated passion for customer focused solutions, insight and industry knowledge to envision and implement future technical solutions that will manage and optimize the Cloud infrastructure. We are looking for a Senior Silicon Test Engineer to join the team.

Job Responsibility

  • Responsible for product and test engineering activities supporting new product development and manufacturing
  • Contribute to silicon bring-up, validation, and manufacturing readiness while working closely with cross-functional partners
  • Support semiconductor IC development across fabrication, manufacturing test, and packaging phases
  • Contribute to ATE test program development, including test method implementation, test bring-up, silicon characterization, debug, and yield analysis
  • Execute defined test plans and methodologies while identifying issues and escalating risks with clear technical data
  • Apply working knowledge of Design-for-Test (DFT), silicon fabrication processes, product qualification and reliability, and basic transistor theory
  • Collaborate with design, DFT, product, and manufacturing teams to support test readiness and issue resolution
  • Gain exposure to product domains such as high-performance computing, AI, GPUs, and telecom, as applicable to assigned projects
  • Apply industry-standard DFT features, including Memory BIST, JTAG, and at-speed testing
  • Support DFT test content generation, pre-silicon validation, and post-silicon debug activities
  • Work with Design DFT teams to support simulation and emulation activities for test validation

Requirements

  • Doctorate in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 1+ year(s) technical engineering experience
  • OR Master's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 4+ years technical engineering experience
  • OR Bachelor's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 5+ years technical engineering experience
  • OR equivalent experience
  • Ability to meet Microsoft, customer and/or government security screening requirements
  • This position will be required to pass the Microsoft Cloud Background Check upon hire/transfer and every two years thereafter
  • This role will require access to information that is controlled for export under export control regulations
  • As a condition of employment, the successful candidate will be required to provide either proof of their country of citizenship or proof of their US. residency or other protected status
  • To meet this legal requirement, and as a condition of employment, the successful candidate’s citizenship will be verified with a valid passport

Nice to have

  • 5+ years of experience in integrated circuit development, including product and test engineering, with hands-on exposure to ATE test program development, pre-silicon, first silicon bring-up, or new product introduction
  • Experience working on complex SoCs or chips, including exposure to high-performance, AI, or advanced-node designs
  • Clear written and verbal communication skills with the ability to present technical data effectively
  • Experience collaborating with cross-functional teams in a structured development environment
  • Working knowledge of probability, statistics, and basic DOE concepts
  • Familiarity with DFT and DFM techniques
  • Exposure to mixed-signal IP test development is a plus
  • Demonstrated adaptability, curiosity, and constructive problem-solving approach
  • Growth Mindset with a desire to learn and expand technical depth
  • Proficiency with Linux-based environments
Microsoft Corporation - All Job Offers

Looking for more opportunities?

Search for other job offers that match your skills and interests.

Suggested Tags: Frontend Developer Secretary Talent Manager Salesforce Administrator Data Analyst
Similar Jobs for

Senior Silicon Test Engineer

8 matching positions

Senior Test Engineer

Microsoft Silicon, Cloud Hardware, and Infrastructure Engineering (SCHIE) is the...
Location
Location
United States , Hillsboro
Salary
Salary:
119800.00 - 234700.00 USD / Year
https://www.microsoft.com/ Logo
Microsoft Corporation
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Doctorate in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 1+ year(s) technical engineering experience OR Master's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 4+ years technical engineering experience OR Bachelor's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 5+ years technical engineering experience OR equivalent experience
  • Ability to meet Microsoft, customer and/or government security screening requirements are required for this role. These requirements include but are not limited to the following specialized security screenings: Microsoft Cloud Background Check: This position will be required to pass the Microsoft Cloud Background Check upon hire/transfer and every two years thereafter
  • This role will require access to information that is controlled for export under export control regulations, potentially under the U.S. International Traffic in Arms Regulations or Export Administration Regulations, the EU Dual Use Regulation, and/or other export control regulations. As a condition of employment, the successful candidate will be required to provide either proof of their country of citizenship or proof of their US. residency or other protected status (e.g., under 8 U.S.C. 1324b(a)(3)) for assessment of eligibility to access the export-controlled information. To meet this legal requirement, and as a condition of employment, the successful candidate's citizenship will be verified with a valid passport. Lawful permanent residents, refugees, and asylees may verify status using other documents, where applicable
Job Responsibility
Job Responsibility
  • Responsible for product and engineering activities supporting new product development and manufacturing, with primary focus on scan (structural) test
  • Contribute to silicon bring-up, validation, and manufacturing readiness while working closely with cross-functional partners
  • Support semiconductor IC development across fabrication, manufacturing test, and packaging phases
  • Contribute to ATE test program development, including scan pattern integration, test method implementation, bring-up, silicon characterization, debug, and yield analysis for logic defects
  • Execute defined test plans and methodologies while identifying issues and escalating risks with clear technical data
  • Apply working knowledge of Design-for-Test (DFT), including scan architecture, ATPG, fault models, silicon fabrication processes, product qualification and reliability, and basic transistor theory
  • Collaborate with design, DFT, product, and manufacturing teams to support scan test readiness, coverage closure, and issue resolution
  • Gain exposure to product domains such as high-performance computing, AI, GPUs, and telecom, as applicable to assigned projects
  • Apply industry-standard DFT features, including scan (SAF/TDF), JTAG, boundary scan, and at-speed testing
  • Support scan test content generation, including ATPG pattern validation, pattern bring-up, and post-silicon debug activities
  • Fulltime
Read More
Arrow Right

Senior Silicon Engineer

Microsoft is a highly innovative company that collaborates across disciplines to...
Location
Location
India , Bangalore
Salary
Salary:
Not provided
https://www.microsoft.com/ Logo
Microsoft Corporation
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • 10+ more years of experience in design verification with a proven track record of delivering complex CPU or SoC IP’s
  • Experience with verification for multiple product cycles from definition to silicon, including writing test plans, developing tests, debugging failures and coverage signoff in UVM or C++
  • Substantial background in debugging RTL (Verilog) designs as well as simulation and/or emulation environments
  • Scripting language such as Python or Perl
Job Responsibility
Job Responsibility
  • Own or lead verification of complex flows at the SOC, subsystem, or IP levels
  • Plan the verification of complex design IP/SoC interacting with the architecture and design engineers to identify verification test scenarios
  • Learn about the design and interact with partner teams to define verification strategies and test plans
  • Develop verification environments and run and debug simulations to drive quality
  • Apply random-stimulus and coverage-based techniques to find bugs and meet test plan goals
  • innovate to improve verification efficiency through methodologies or tools
  • Coach and mentor others in your areas of expertise
  • Demonstrate Microsoft core values: Customer Focus, Adaptability, Collaboration, Growth Mindset, Drive for Results, Influence for Impact, Judgement, and Diversity & Inclusion
  • Fulltime
Read More
Arrow Right

Senior Test Engineer

Microsoft Silicon, Cloud Hardware, and Infrastructure Engineering (SCHIE) is the...
Location
Location
United States , Hillsboro
Salary
Salary:
119800.00 - 234700.00 USD / Year
https://www.microsoft.com/ Logo
Microsoft Corporation
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Doctorate in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 1+ year(s) technical engineering experience
  • Master's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 4+ years technical engineering experience
  • Bachelor's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 5+ years technical engineering experience
  • Ability to meet Microsoft, customer and/or government security screening requirements
  • This position will be required to pass the Microsoft Cloud Background Check upon hire/transfer and every two years thereafter
  • This role will require access to information that is controlled for export under export control regulations
  • As a condition of employment, the successful candidate will be required to provide either proof of their country of citizenship or proof of their US. residency or other protected status
  • To meet this legal requirement, and as a condition of employment, the successful candidate’s citizenship will be verified with a valid passport
Job Responsibility
Job Responsibility
  • Responsible for product and engineering activities supporting new product development and manufacturing, with primary focus on memory test
  • Contribute to silicon bring-up, validation, and manufacturing readiness while working closely with cross-functional partners
  • Support semiconductor IC development across fabrication, manufacturing test, and packaging phases
  • Contribute to ATE test program development, including test method implementation, test bring-up, silicon characterization, debug, and yield analysis for embedded memories
  • Execute defined test plans and methodologies while identifying issues and escalating risks with clear technical data
  • Apply working knowledge of Design-for-Test (DFT), silicon fabrication processes, product qualification and reliability, and basic transistor theory
  • Collaborate with design, DFT, product, and manufacturing teams to support memory test readiness and issue resolution
  • Gain exposure to product domains such as high-performance computing, AI, GPUs, and telecom, as applicable to assigned projects
  • Apply industry-standard DFT features, including Memory BIST, JTAG, and at-speed testing
  • Support Memory BIST test content generation, pre-silicon validation, and post-silicon debug activities
  • Fulltime
Read More
Arrow Right

Senior Silicon Design Engineer

Push Boundaries, Deliver Innovation and Change the World! In this role you will ...
Location
Location
Malaysia , Penang
Salary
Salary:
Not provided
amd.com Logo
AMD
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Good understanding on ASIC/SOC design verification flow with SV/UVM/Formal Verification
  • Good experiences with simulation model creation and testbench build (better with UVM)
  • Good logical thinking and expression
  • Good cooperation cross teams
  • Bachelors or Masters degree in Computer Engineering/Electrical and Electronics Engineering
  • X86/ARM/8051 architecture
  • AMBA(AXI/AHB/APB) bus
  • PCIe protocol
  • f/w writing and debug experience
  • experience to co-work with f/w team for f/w sequence define in embedded design
Job Responsibility
Job Responsibility
  • Apply current functional verification techniques to perform and improve pre-silicon IP verification quality and product Time to Market for ASIC/SOC design
  • Technically involve in the porting/creation of the DV environment for the new design
  • block and IP level test plan creation and implementation
  • coverage analysis
  • regression cleanup
  • Work independently on various DV tasks and providing technical guidance to the DV team
  • lead a big DV task inside team or cross team
What we offer
What we offer
  • AMD benefits at a glance
  • Fulltime
Read More
Arrow Right

Senior Silicon Design Engineer (DFx)

We are seeking a motivated DFx engineer to join our SBIO design team. In this ro...
Location
Location
Malaysia , Penang
Salary
Salary:
Not provided
amd.com Logo
AMD
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelors or Masters degree in computer engineering/Electrical Engineering
  • Experience in scan stitching and strong knowledge of scan stitching concepts
  • Exposure to MBIST/BISR implementation and the Synopsys SMS MBIST insertion flow
  • Excellent hands on ATPG experience and familiarity with ATPG related file requirements
  • Knowledge or experience with Tessent SSN (Siemens) is a plus
  • Knowledge of Spyglass DFT
  • Good in C++ and object-oriented programming concepts
  • Familiarity with automation scripts such as Perl or Python is a plus
  • Understanding of JTAG and IJTAG fundamentals
  • Exposure to AI related work is a plus
Job Responsibility
Job Responsibility
  • Implement and verify DFT features such as SCAN, MBIST, and BSCAN
  • Perform Spyglass DFT bring-up, debug and coverage improvement
  • Perform scan insertion and ATPG (Traditional, Cell Aware, SSN) pattern generation
  • Verify ATPG patterns using gate level simulation
  • Analyze and improve ATPG and DFT DV test coverage
  • Develop and debug DFT verification tests
  • Work with the Synthesis and PD team to ensure correct DFT implementation and timing closure
  • Provide post silicon support to ensure successful bring up
  • Fulltime
Read More
Arrow Right

Senior Silicon Design Engineer

We are looking for an adaptive, self-motivative design verification engineer to ...
Location
Location
India , Bangalore
Salary
Salary:
Not provided
amd.com Logo
AMD
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Good at C/C++
  • Familiarity with SystemVerilog and modern verification libraries like UVM
  • Bachelors or Masters degree in computer engineering/Electrical Engineering
Job Responsibility
Job Responsibility
  • Develop/Maintain tests for functional verification and performance verification at the core level
  • Build testbench components to support the next generation IP
  • Maintain or improve current test libraries to support IP level testing
  • Create hardware emulation build to verify the IP functional performance
  • Maintain and improve current hardware emulation environment to speed up the runtime performance and improve the debug facility
  • Provide technical support to other teams
Read More
Arrow Right

Senior Silicon Design Engineer

We are looking for an adaptive, self-motivative design verification engineer to ...
Location
Location
Malaysia , Penang
Salary
Salary:
Not provided
amd.com Logo
AMD
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Good at C/C++
  • Familiarity with SystemVerilog and modern verification libraries like UVM
  • Bachelors or Masters degree in computer engineering/Electrical Engineering
Job Responsibility
Job Responsibility
  • Develop/Maintain tests for functional verification and performance verification at the core level
  • Build testbench components to support the next generation IP
  • Maintain or improve current test libraries to support IP level testing
  • Create hardware emulation build to verify the IP functional performance
  • Maintain and improve current hardware emulation environment to speed up the runtime performance and improve the debug facility
  • Provide technical support to other teams
Read More
Arrow Right

Senior Silicon Design Engineer

The focus of this role is to plan, build, and execute the verification of new an...
Location
Location
Romania , Iasi
Salary
Salary:
Not provided
amd.com Logo
AMD
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Experience in Digital Design Verification
  • Strong skills with System Verilog and UVM
  • Good skills with Verilog
  • Exposure to both maintaining an existing Verification Environment as well as creating one from scratch
  • Strong skills with functional verification tools by VCS, optional with Cadence, Mentor Graphics
  • Experience delivering design features/functionalities on all stages: specs, test plan, enablement, functional/code coverage closure
  • Strong ownership and drive capabilities, with limited guidance
  • Experience working in a Unix/Linux environment
  • Good scripting skills (Perl, Shell, Ruby)
  • Exposure to leadership or mentorship
Job Responsibility
Job Responsibility
  • Collaborate with architects, hardware engineers, and firmware engineers to understand the new features to be verified
  • Build test plan documentation, accounting for interactions with other hardware features/components
  • Estimate the time required to write the new feature tests and any required changes to the test environment, and drive and own tracked related activities
  • Build the directed and random verification tests
  • Debug test failures to determine the root cause
  • work with RTL and stakeholders to resolve design defects and correct any test issues
  • Review functional and code coverage metrics – modify or add tests or constrain random tests to meet the coverage requirements
  • Coordinate small teams focused on shared product delivery, and mentor junior engineers
Read More
Arrow Right