CrawlJobs Logo

Senior Silicon Design Verification Engineer

amd.com Logo

AMD

Location Icon

Location:
United States , San Jose

Category Icon
Category:
IT - Software Development

Job Type Icon

Contract Type:
Not provided

Salary Icon

Salary:

136000.00 - 204000.00 USD / Year
Save Job
Save Icon
Apply Position

Job Description:

Adaptive and Embedded Computing Group (AECG) seeks a Senior Silicon Design Verification Engineer to provide technical leadership and expertise in the verification of high-speed Crypto, Network-on-Chip (NoC), and cutting-edge DRAM Memory Controller IPs (LPDDR6, HBM4). You will be responsible for architecting, developing, and utilizing simulation and/or formal-based verification environments at both block and SoC-level to achieve first-pass silicon success.

Job Responsibility:

  • Lead the verification of high-speed Crypto, Network-on-Chip (NoC), cutting-edge DRAM Memory controller (LPDDR6, DDR5) designs, ensuring the highest standards of quality and performance
  • Architect, develop, and use simulation and/or formal-based verification environments at IP and SoC-level
  • Lead and manage verification teams, including planning, execution, tracking, verification closure, and delivery to programs
  • Develop and execute comprehensive verification plans, including testbenches and test cases
  • Collaborate with design, architecture, and software teams to define and implement verification strategies
  • Utilize advanced verification methodologies, including UVM, formal verification, and assertion-based verification
  • Mentor and guide junior engineers, fostering a collaborative and innovative team environment

Requirements:

  • Proven track record in technical leadership of teams with 5+ engineers
  • Proven track record on driving strategies and successful verification execution of NoC, Crossbar switches, analyzed and verified system-level Performance and QoS requirements
  • Experience with development of UVM and System Verilog test benches and usage of simulation tools/debug environments such as Synopsys VCS or Cadence Xcelium
  • Require strong understanding of state of the art of verification techniques, including assertion and coverage-driven verification
  • Familiarity with verification management tools as well as an understanding of database management particularly as it pertains to regression management
  • BS, MS or PhD in Electrical Engineering, Computer Engineering or Computer Science

Nice to have:

  • Experience as a verification architect, establishing the verification methodology, tools and infrastructure for high-performance IP and/or VLSI designs
  • Experience with formal property checking tools such as VC Formal (Synopsys), JasperGold (Cadence), and Questa Formal (Mentor)
  • Experience with gate-level simulation, power-aware verification
  • Experience with silicon debug at the tester and board level

Additional Information:

Job Posted:
March 22, 2026

Employment Type:
Fulltime
Work Type:
Hybrid work
Icon
AMD - All Job Offers
Job Link Share:
Copy Link Icon
Facebook Icon Twitter Icon LinkedIn Icon

Looking for more opportunities? Search for other job offers that match your skills and interests.

Briefcase Icon

Similar Jobs for Senior Silicon Design Verification Engineer

Senior Design Verification Engineer

We are looking for a Senior Design Verification Engineer to join Microsoft's Sil...
Location
Location
United States , Raleigh
Salary
Salary:
119800.00 - 234700.00 USD / Year
https://www.microsoft.com/ Logo
Microsoft Corporation
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Doctorate in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 1+ year(s) technical engineering experience OR Master's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 4+ years technical engineering experience OR Bachelor's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 5+ years technical engineering experience OR equivalent experience
  • Ability to meet Microsoft, customer and/or government security screening requirements
  • Microsoft Cloud Background Check
Job Responsibility
Job Responsibility
  • Establish yourself as an integral member of a pre-silicon verification and post-silicon validation team for the development of custom silicon components
  • Work with a team to write constrained random stimulus, scoreboards and checkers, and assertions to verify design correctness
  • Develop Verification IP (VIP) components to verify home grown designs
  • Develop Universal Verification Methodology (UVM) components to interface between test code and verification simulation environments
  • Define and implement functional coverage and drive coverage closure
  • Collaborate with Architecture, Design, Firmware/Software, Product Engineering, Program Management and third-party vendor teams to ensure pre-and-post-Si testing is comprehensive
  • Develop scripts for verification and validation infrastructure
  • Fulltime
Read More
Arrow Right

Senior Verification Engineer

Microsoft Silicon, Cloud Hardware, and Infrastructure Engineering (SCHIE) is the...
Location
Location
United States , Raleigh
Salary
Salary:
119800.00 - 234700.00 USD / Year
https://www.microsoft.com/ Logo
Microsoft Corporation
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Doctorate in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 1+ year(s) technical engineering experience
  • Master's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 4+ years technical engineering experience
  • Bachelor's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 5+ years technical engineering experience
  • Ability to meet Microsoft, customer and/or government security screening requirements
  • This role will require access to information that is controlled for export under export control regulations
  • 3+ years of experience working on Computer Architecture and SoC design and verification principles, including using industry standard HDLs like System Verilog
  • 3+ years of experience developing and using verification environments in industry standard languages like SVTB UVM or formal verification
  • 3+ years of experience in design verification with a proven track record of delivering complex SOC, SS or IP testbenches
  • Experience in creating simulation environments, developing tests, and debugging for multiple silicon IP's or systems
  • Experience with verification for multiple product cycles from definition to Silicon, including writing test plans, developing tests, debugging failures and coverage signoff in Universal Verification Methodology (UVM) and C++
Job Responsibility
Job Responsibility
  • Interact with architects and design engineers to create testplans covering verification strategy, test requirements, and test environments for SS- or SOC-level verification
  • Write, execute, enhance, and debug constrained random stimulus, scoreboards and checkers, and assertions to verify design correctness
  • Develop Universal Verification Methodology (UVM) components to interface between test code and verification simulation environments
  • Define and implement functional coverage and drive coverage closure
  • Run tests, debug failures to root cause, and recommend fixes
  • Apply your growth mindset to learn and adapt in a complex and dynamic environment
  • Collaborate across verification teams on vertical and horizontal reuse of components
  • Mentor and coach team members
  • Apply your One Microsoft mentality to collaborate with and influence architects, logic designers, post-silicon validators, other verification engineers, and IP and tool providers
  • Embody our culture and values
  • Fulltime
Read More
Arrow Right

Senior Silicon Engineer

Microsoft is a highly innovative company that collaborates across disciplines to...
Location
Location
India , Bangalore
Salary
Salary:
Not provided
https://www.microsoft.com/ Logo
Microsoft Corporation
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • 10+ more years of experience in design verification with a proven track record of delivering complex CPU or SoC IP’s
  • Experience with verification for multiple product cycles from definition to silicon, including writing test plans, developing tests, debugging failures and coverage signoff in UVM or C++
  • Substantial background in debugging RTL (Verilog) designs as well as simulation and/or emulation environments
  • Scripting language such as Python or Perl
Job Responsibility
Job Responsibility
  • Own or lead verification of complex flows at the SOC, subsystem, or IP levels
  • Plan the verification of complex design IP/SoC interacting with the architecture and design engineers to identify verification test scenarios
  • Learn about the design and interact with partner teams to define verification strategies and test plans
  • Develop verification environments and run and debug simulations to drive quality
  • Apply random-stimulus and coverage-based techniques to find bugs and meet test plan goals
  • innovate to improve verification efficiency through methodologies or tools
  • Coach and mentor others in your areas of expertise
  • Demonstrate Microsoft core values: Customer Focus, Adaptability, Collaboration, Growth Mindset, Drive for Results, Influence for Impact, Judgement, and Diversity & Inclusion
  • Fulltime
Read More
Arrow Right

Senior Manager Silicon Design Engineer

AMD seeks a passionate, collaborative leader with strong technical skills and th...
Location
Location
India , Bangalore
Salary
Salary:
Not provided
amd.com Logo
AMD
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • 12-15 years full-time experience in IP hardware design
  • Proven experience managing and leading engineering teams
  • Proficiency in verilog/system verilog RTL logic design of high-speed, multi-clock digital designs
  • Verilog lint tools (Spyglass) and verilog simulation tools (VCS)
  • Clock domain crossing (CDC) tools
  • Detailed understanding of SoC design flows
  • Understanding of IP/SS/SoC Power Management techniques – Power Gating, Clock Gating
  • Outstanding interaction skills while communicating both written and verbally
  • Ability to work with multi-level functional teams across various geographies
  • Outstanding problem-solving and analytical skills
Job Responsibility
Job Responsibility
  • Lead a Silicon Engineering group and innovate with internal teams and external partners to create the next generation of computing technologies
  • Help bring to life cutting-edge designs, working closely with architecture, physical design, and product engineers to achieve first pass silicon success
  • Design of IP and subsystems with integration of AMD and other 3rd party IPs
  • Work collaboratively with other members of the IP team to support design verification, implementation, synthesis, constraints, static timing analysis, and delivery to SOC
  • Work in partnership with SOC teams to support the IP at SOC level, including connectivity, DFT, verification, physical design, firmware, and post-silicon bring-up
Read More
Arrow Right

Senior SOC Debug Verification Engineer

Microsoft Silicon, Cloud Hardware, and Infrastructure Engineering (SCHIE) is the...
Location
Location
India , Bangalore
Salary
Salary:
Not provided
https://www.microsoft.com/ Logo
Microsoft Corporation
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • 8+ years of pre-silicon SOC or subsystem or IP verification experience
  • Candidate must have at least a bachelor’s or master’s degree in electrical, Electronics, Computer Engineering, Computer Science or a related degree
  • 6+ years of verification experience working on CPU/SOC designs, with 2+ years of design for debug verification experience
  • Ability to meet Microsoft, customer and/or government security screening requirements
  • This position will be required to pass the Microsoft Cloud Background Check upon hire/transfer and every two years thereafter
  • This role will require access to information that is controlled for export under export control regulations
  • As a condition of employment, the successful candidate will be required to provide either proof of their country of citizenship or proof of their US. residency or other protected status
  • To meet this legal requirement, and as a condition of employment, the successful candidate’s citizenship will be verified with a valid passport
Job Responsibility
Job Responsibility
  • Own verification of Design for Debug (DFD) SoC level flows including Task planning and schedule estimation, proactively identifying and removing roadblocks and finding ways to make the team more efficient
  • Develop verification strategy, requirements, environments, tools, and methodologies
  • Become an expert on the overall debug architecture, understand customer use models, and understand interactions with other parts of the SOC, with the platform, and with software
  • Apply your knowledge of verification principles and techniques and your judgement to write test plans and implement them by developing tests, test generators, test benches, checkers, coverage, and other verification collateral
  • Run tests, debug failures to root cause, and recommend fixes
  • Apply your growth mindset to learn and adapt in a complex and dynamic environment
  • Engage with partners to drive continuous improvement to both the design, to verification plans/collateral, and to methodology to prevent, reduce, and/or find bugs sooner, more easily, or more reliably
  • Provide technical guidance, coaching, and mentorship to other engineers in your areas of expertise
  • Apply your One Microsoft mentality to collaborate with and influence architects, logic designers, post-silicon validators, other verification engineers, and IP and tool providers
  • Delight your customers by providing high quality results on schedule
  • Fulltime
Read More
Arrow Right

Technical Program Manager - SOC

As a Technical Program Manager in AMD's Networking technology and solutions grou...
Location
Location
United States , Santa Clara
Salary
Salary:
182320.00 - 273480.00 USD / Year
amd.com Logo
AMD
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelor’s or Master’s degree in Computer/Electrical Engineering
  • Familiarity with silicon design process
  • Experience in silicon design, verification, validation development preferred
  • Excellent presentation and leadership skills
  • Strong interpersonal skills
  • Exceptional written and verbal communication skills
  • Experience leading complex, interrelated projects, programs, and functions
  • Outstanding team player
  • Proficiency in tools like JIRA, Confluence, SharePoint, Excel and MS Office
  • Experience collaborating with globally distributed teams
Job Responsibility
Job Responsibility
  • Collaborate with engineering managers, ASIC/hardware/software developers, and product managers to drive the planning and execution of multiple dynamic silicon development projects
  • Define, plan, and execute projects and program plans based on management guidance and senior technical mentorship
  • Assess the technical feasibility of new products by clarifying and analyzing requirements with software/hardware architects, technical leads, and engineers
  • Develop program schedules, considering various silicon development process and hardware/firmware dependencies, and build staffing plans to support the timeline
  • Participate in creating project plans and schedules
  • develop and improve processes for tracking projects and risk mitigation
  • Deliver on all assigned program commitments from inception through execution within schedule, budget, and scope
  • Act as a critical liaison between R&D and other partners for successful project execution
  • Own resource tracking, status reporting, and issue communication to key partners, including senior executives and customers
  • Prepare and deliver project status updates and reviews to internal stakeholders
Read More
Arrow Right

Senior Staff Silicon Design Engineer

The AMD SerDes team in Ireland are hiring for an SMTS level Analog Circuit Desig...
Location
Location
Ireland , Cork
Salary
Salary:
Not provided
amd.com Logo
AMD
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Good analog circuit design and analysis skills
  • Experience with industry standard schematic entry and circuit simulation tools and methodologies
  • Good programming / scripting skills
  • Familiarity with the impact of layout effects on circuit design
  • Experience with circuit floorplanning
  • Previous experience on high speed circuit design would be a benefit
  • Experience in silicon debug, verification and characterization
  • Good interpersonal/teamwork skills
  • Bachelors or Masters degree in Electronic/Electrical Engineering
Job Responsibility
Job Responsibility
  • Analog circuit design of different circuits related to SerDes phy development to meet block level design specifications
  • Verification of circuit designs to ensure functional, performance and reliability targets are achieved using industry standard tools and methodologies
  • Regular presentation and sharing of design progress to peers
  • Participating in design reviews of other circuits both for identifying potential issues and also from a learning perspective
  • Communication with SerDes circuit team members at other sites for the purposes of sharing ideas
  • Feading back circuit performance information to the architecture team for the purposes of system modelling
  • Support of the system level verification team in the modelling of analog circuits in Verilog and in the debug of identified issues
  • Assist with silicon bring up and debug
Read More
Arrow Right

Senior Design Verification Engineer

Microsoft Silicon, Cloud Hardware, and Infrastructure Engineering (SCHIE) is the...
Location
Location
United States , Austin
Salary
Salary:
119800.00 - 234700.00 USD / Year
https://www.microsoft.com/ Logo
Microsoft Corporation
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Doctorate in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 1+ year(s) technical engineering experience OR Master's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 4+ years technical engineering experience OR Bachelor's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 5+ years technical engineering experience OR equivalent experience.
  • Ability to meet Microsoft, customer and/or government security screening requirements are required for this role. These requirements include but are not limited to the following specialized security screenings: Microsoft Cloud Background Check: This position will be required to pass the Microsoft Cloud Background Check upon hire/transfer and every two years thereafter.
  • This role will require access to information that is controlled for export under export control regulations, potentially under the U.S. International Traffic in Arms Regulations or Export Administration Regulations, the EU Dual Use Regulation, and/or other export control regulations. As a condition of employment, the successful candidate will be required to provide either proof of their country of citizenship or proof of their US. residency or other protected status (e.g., under 8 U.S.C. 1324b(a)(3)) for assessment of eligibility to access the export-controlled information. To meet this legal requirement, and as a condition of employment, the successful candidate’s citizenship will be verified with a valid passport. Lawful permanent residents, refugees, and asylees may verify status using other documents, where applicable.
Job Responsibility
Job Responsibility
  • Own or lead verification of complex flows at Fabric Interconnect or at block level
  • Learn about the design and interact with partner teams to define verification strategies and test plans
  • Develop UVM-based verification environments and run and debug simulations to drive quality
  • Apply random-stimulus and coverage-based techniques to find bugs and meet test plan goals
  • Innovate to improve verification efficiency through methodologies or tools
  • Apply industry leading generative AI solutions to verification work
  • Coach and mentor others in your areas of expertise
  • Demonstrate Microsoft core values: Customer Focus, Adaptability, Collaboration, Growth Mindset, Drive for Results, Influence for Impact, Judgement, and Diversity & Inclusion
  • Fulltime
Read More
Arrow Right