CrawlJobs Logo

Senior Silicon Design Engineer

amd.com Logo

AMD

Location Icon

Location:
India , Bangalore

Category Icon

Job Type Icon

Contract Type:
Not provided

Salary Icon

Salary:

Not provided

Job Description:

As key member of the AMD EPYC Server team, the successful candidate will play a significant role in ensuring the quality of next generation EPYC Server SoCs through structural DFT, Automatic Test Pattern Generation (ATPG) and Logic Built-In Self-Test (LBIST) techniques.

Job Responsibility:

  • Working closely with the Architecture team to understand the DFT Architecture and implementation
  • Interfacing with the Design teams to ensure DFT design rules and guidelines are met
  • Working with the PD team to ensure to correct DFT implementation and closing timing
  • Generating high quality manufacturing test patterns for stuck-at, transition fault models and through the use of on-chip test compression techniques
  • Simulating and verifying the ATPG and LBIST patterns
  • Analyzing and working with the different stakeholders to get the required design changes in to get the maximum ATPG coverage
  • Working with the Product engineering teams on the delivery of manufacturing test patterns
  • Working with the Product Engineering teams on Silicon bring-up and debugs
  • Developing, enhancing and maintaining scripts as necessary

Requirements:

  • Exposure to DFT Architecture and Design
  • Good working knowledge of ATPG tools (Mentor TK)
  • Exposure to Static timing analysis & Timing closure is required
  • Excellent hands-on debug skills and scripting skills are critical
  • Must have good communication skills and the ability to work in a worldwide team environment
  • B.E/B.Tech/M.E/M.Tech in Electrical/Electronics Engineering with 3+ years of DFT experience

Additional Information:

Job Posted:
January 05, 2026

Job Link Share:

Looking for more opportunities? Search for other job offers that match your skills and interests.

Briefcase Icon

Similar Jobs for Senior Silicon Design Engineer

Senior Photonics Design Engineer

As a Photonic Design Engineer at Salience Labs, you will play a crucial role in ...
Location
Location
United Kingdom , Oxford
Salary
Salary:
Not provided
saliencelabs.ai Logo
Salience Labs
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Master’s degree in physics, photonics, electrical engineering, or optical engineering, with 5+ years of relevant experience (Ph.D. preferred)
  • Strong understanding of waveguide optics, integrated photonic devices, and semiconductor physics
  • Knowledge of silicon photonic components, with an understanding of their trade-offs
  • Experience in modelling and simulating integrated photonic devices, using both commercial software and analytical approaches
  • Excellent communication skills, critical thinking, and self-motivation
Job Responsibility
Job Responsibility
  • Designing and modelling passive and active silicon photonic devices and integrated photonic systems, including III-V's
  • Prototyping novel photonic components and architectures, designing suitable test structures, and validating experimental results against simulations
  • Using simulation and experimental data to evaluate device performance and guide engineering decisions
  • Working with the architecture team to develop system-level models for photonic integration
  • Supporting hardware and software teams to ensure alignment with system-level performance goals
  • Collaborating with component test engineers to design experiments and analyse results
  • Helping create and maintain the codebase for photonics component layout in GDS format
  • Partnering with manufacturing teams to optimise and transition designs into volume production
  • Contributing to intellectual property development, including filing patents for novel innovations
Read More
Arrow Right

Senior IoT/Firmware Engineer

We are looking for a Senior IoT/Firmware Engineer to join our client’s team. Our...
Location
Location
Portugal , Leiria
Salary
Salary:
Not provided
https://www.precisers.pt Logo
Precise
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelor / Master’s degree in Computer Science Engineering or equivalent
  • Over 5 years of experience developing embedded systems
  • Familiar with microcontrollers and/or microprocessors
  • Proficiency in firmware programming languages such as C or C++
  • Experience working with Real Time Operating Systems (RTOS)
  • Experience with communication protocols: MQTT, Ethernet, I2C, RS232, RS485, SPI
  • Experience with ARM, ESP32, and/or Silicon Labs technologies highly valued
  • Experience with Cybersecurity implementation for embedded systems (encryption, certificate management)
  • Executing code reviews and documentation
  • Experience with project budgeting, cost estimating and scheduling
Job Responsibility
Job Responsibility
  • Developing high-performing and reliable firmware for embedded systems using microcontrollers, sensors and analogue/digital interface circuits
  • Working with hardware engineering in developing future products, including recommendations on new technologies and design best practices
  • Coordinating the definition of architectural concepts
  • Collaborating with multidisciplinary teams
  • Ensuring compliance with regulations
  • Keeping up with technological advancements
  • Engaging in lifelong learning, attending conferences, workshops, and training sessions to enhance knowledge and skills
  • Fostering a culture of continuous improvement in the organization
  • Managing projects
  • Mentoring other members
  • Fulltime
Read More
Arrow Right

Senior DSP Systems Engineer

Palma Ceia SemiDesign is seeking Senior DSP engineers to join their team of expe...
Location
Location
United Kingdom , Cambridge
Salary
Salary:
Not provided
pcsemi.com Logo
Palma Ceia SemiDesign
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelor’s degree in electronic engineering or a related subject
  • Proficient in the use of Matlab for system modeling and simulation
  • Proficient in implementing DSP algorithms in RTL code or in software for a DSP processor
  • Proven ability to convert radio standards requirements into digital system specifications
  • Detailed knowledge of digital system requirements for existing radio standards, preferably to include WiFi or LTE/NB-IoT
Job Responsibility
Job Responsibility
  • Ownership of specifications, architectural design, modeling, implementation, verification, test and debug of signal processing algorithms for complex radio systems
  • Conversion of DSP algorithms into RTL and/or DSP processor control code
  • Optimization of DSP implementations for performance / power consumption / silicon area
  • Peer reviews of colleagues’ work
  • Close collaboration with other IC design disciplines: analog and RF design, digital design, ATE test, software development and applications engineers
Read More
Arrow Right

Senior Manager Silicon Design Engineer

AMD seeks a passionate, collaborative leader with strong technical skills and th...
Location
Location
India , Bangalore
Salary
Salary:
Not provided
amd.com Logo
AMD
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • 12-15 years full-time experience in IP hardware design
  • Proven experience managing and leading engineering teams
  • Proficiency in verilog/system verilog RTL logic design of high-speed, multi-clock digital designs
  • Verilog lint tools (Spyglass) and verilog simulation tools (VCS)
  • Clock domain crossing (CDC) tools
  • Detailed understanding of SoC design flows
  • Understanding of IP/SS/SoC Power Management techniques – Power Gating, Clock Gating
  • Outstanding interaction skills while communicating both written and verbally
  • Ability to work with multi-level functional teams across various geographies
  • Outstanding problem-solving and analytical skills
Job Responsibility
Job Responsibility
  • Lead a Silicon Engineering group and innovate with internal teams and external partners to create the next generation of computing technologies
  • Help bring to life cutting-edge designs, working closely with architecture, physical design, and product engineers to achieve first pass silicon success
  • Design of IP and subsystems with integration of AMD and other 3rd party IPs
  • Work collaboratively with other members of the IP team to support design verification, implementation, synthesis, constraints, static timing analysis, and delivery to SOC
  • Work in partnership with SOC teams to support the IP at SOC level, including connectivity, DFT, verification, physical design, firmware, and post-silicon bring-up
Read More
Arrow Right
New

Senior Staff Silicon Design Engineer

Push Boundaries, Deliver Innovation and Change the World! In this role you will ...
Location
Location
Malaysia , Penang
Salary
Salary:
Not provided
amd.com Logo
AMD
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Strong analytical and problem solving skills with a pronounced attention to detail
  • Strong communication, mentoring and leadership skills
  • Skilled at driving team and tasks from start to completion with superior quality
  • Can work well with cross functional teams
  • Good understanding on ASIC/SOC design verification flow with SV/UVM/Formal Verification
  • Good experiences with simulation model creation and testbench build (better with UVM)
  • Good logical thinking and expression
  • Good cooperation cross teams
  • Bachelors or Masters degree in Computer Engineering/Electrical and Electronics Engineering
Job Responsibility
Job Responsibility
  • Apply current functional verification techniques to perform and improve pre-silicon IP verification quality and product Time to Market for ASIC/SOC design
  • involve technically in the porting/creation of the DV environment for the new design, block and IP level test plan creation and implementation, coverage analysis, and regression cleanup
  • work independently on various DV tasks and providing technical guidance to the DV team, or even lead a big DV task inside team or cross team
Read More
Arrow Right
New

Senior SoC HW (Functional) Validation Engineer

Microsoft Silicon, Cloud Hardware, and Infrastructure Engineering (SCHIE) is the...
Location
Location
United States , Hillsboro
Salary
Salary:
119800.00 - 234700.00 USD / Year
https://www.microsoft.com/ Logo
Microsoft Corporation
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Doctorate in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 1+ year(s) technical engineering experience OR Master's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 4+ years technical engineering experience OR Bachelor's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 5+ years technical engineering experience OR equivalent experience
  • Ability to meet Microsoft, customer and/or government security screening requirements are required for this role
  • Applied understanding of Computer Architecture and CPU/SoC validation principles, including: Understanding of SoC subsystem, SoC system level, and platform level functionality and writing scripts/software with industry standard languages like Python or C/C++
  • At least 5+ years of experience
  • Proficient communication, collaboration and teamwork skills and ability to lead, grow, and contribute to diverse and inclusive teams
  • Verification, logic development, validation, or validation tools experience as part of a CPU, SoC and/or IP development team
  • Leadership skills
  • Demonstrated validation expertise in one or more of the following: Functional: Core, cache Coherency/mesh/fabric, PCIe/ IO, Memory Controller, Power Management
  • Power and Performance
  • Automation, Content Creation, or Tools/Scripts Development
Job Responsibility
Job Responsibility
  • Own post-silicon validation of one of the following areas – functional validation of cache Coherency/mesh/fabric
  • Define, guide, and contribute to the implementation of silicon debug tools and capabilities
  • Become an expert on the overall architecture, implementation of complex features/flows/protocols, and their interactions with other parts of the SoC, with the platform, and with software
  • Provide technical guidance, coaching, and mentorship to other engineers in your areas of expertise
  • Develop validation strategy, requirements, environments, tools, and methodologies including debug board and hardware/software requirements
  • Apply your knowledge of validation principles and techniques and your judgement to write test plans and implement them by developing test content, scripts, tools and other validation collateral
  • Execute content in post-silicon, triage and debug failures
  • Apply your growth mindset to learn and adapt in a complex and dynamic environment
  • Engage with partners to drive continuous improvement to the design, to validation plans/collateral, and methodology to prevent, reduce, and/or find bugs sooner, more easily, or more reliably
  • Apply your One Microsoft mentality to collaborate with and influence architects, logic designers, verification engineers, other post-silicon validators, and IP and tool providers
  • Fulltime
Read More
Arrow Right
New

Senior Hardware Diagnostics Engineer

Microsoft Silicon, Cloud Hardware, and Infrastructure Engineering (SCHIE) is the...
Location
Location
United States , Santa Clara
Salary
Salary:
119800.00 - 234700.00 USD / Year
https://www.microsoft.com/ Logo
Microsoft Corporation
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Doctorate in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 1+ year(s) technical engineering experience OR Master's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 4+ years technical engineering experience OR Bachelor's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 5+ years technical engineering experience OR equivalent experience
  • 4+ years of experience in hardware functionality through Datasheets, Schematics & Functional Specifications
  • 4+ years of experience in Linux kernel drivers for IO Peripherals and sensors
  • 4+ years of experience in writing and understanding infrastructure written in Python/ GTK
  • 4+ years of experience working on BMC/IPMI frameworks and x86 BIOS/ UEFI
  • Ability to meet Microsoft, customer and/or government security screening requirements are required for this role. These requirements include but are not limited to the following specialized security screenings: Microsoft Cloud Background Check: This position will be required to pass the Microsoft Cloud Background Check upon hire/transfer and every two years thereafter
Job Responsibility
Job Responsibility
  • Develop test plans to validate new products working closely with Hardware (Silicon & Board Design), Software (Platform & OS) and Mfg. Test Engineers
  • Develop tests and debugging tools to validate the functionality of hardware systems
  • Perform product validation and verification of systems in field or lab environment
  • Prepare and submit test reports highlighting the diags. coverage for various components/ subsystems
  • Train the technicians responsible for carrying out testing activities at CM/ ODM site
  • Provide support to the Hardware Test Engineers (DVT) in development of automated test cases
  • Fulltime
Read More
Arrow Right

Senior Manager - ASIC Development Engineering (DFT,MBIST,SCAN)

We are seeking a highly skilled and experienced DFT Engineer to join our dynamic...
Location
Location
India , Bengaluru
Salary
Salary:
Not provided
sandisk.com Logo
Sandisk
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • B.Tech / M.Tech / Phd in Electronics, Computer science or Electrical Engineering
  • Minimum 14+ years of experience in DFT
  • Strong understanding of DFT Architecture
  • Extensive experience in SoC DFT architecture, DFT IP development and DFT methodology
  • Proven track record of driving DFT architecture in complex ASIC designs
  • Work independently on multiple complex DFT problems across different projects
  • Proficiency in ASIC DFT Implementation tools, simulation methodologies, and hardware description languages (HDLs)
  • Proficiency in SCAN, MBIST implementation
  • Solid understanding of JTAG & BSDL standards
  • Good understanding on Test clocking requirements, Test mode timing closure
Job Responsibility
Job Responsibility
  • DFT Architecture definitions for SoC development
  • Leading complex activities and providing solutions for complex DFT problems
  • Collaborate with cross-functional teams to define and refine SoC DFT requirements, ensuring alignment with industry standards and customer needs
  • Working closely with the Design, Verification, Physical Design & Test Engineering teams while guiding them on the test requirements and methodologies
  • Work closely with the Product Engineering team and understand the test requirements, get involved in complex silicon debugs
  • Evaluate all aspects of the SoC DFT flow from requirements, through detailed definitions, and work closely with the CAD to continuously improve the DFT methodology
  • Fulltime
Read More
Arrow Right