CrawlJobs Logo

Senior SerDes Verification Engineer

amd.com Logo

AMD

Location Icon

Location:
Singapore , Singapore

Category Icon

Job Type Icon

Contract Type:
Not provided

Salary Icon

Salary:

Not provided

Job Description:

AMD is seeking a talented SerDes Verification Engineer to work on verifying and validating high‑speed interfaces used in advanced SoCs and chiplet designs. The role involves building UVM/SystemVerilog testbenches, running simulations, debugging timing and protocol issues, and evaluating signal integrity, jitter, BER, and eye diagrams. Close collaboration with design and hardware teams ensures compliance with protocols such as UCIe, PCIe, and DDR, delivering reliable, high‑performance silicon.

Job Responsibility:

  • Verification of SerDes Designs: Develop and execute verification plans and testbenches for SerDes IPs (Intellectual Property) and subsystems to ensure they meet functional and performance requirements
  • Testbench Development: Design and implement verification testbenches using industry-standard verification methodologies (e.g., UVM, SystemVerilog, VHDL)
  • Simulation and Debugging: Perform simulations, analyze results, and debug issues related to timing, protocol errors, and other design anomalies in SerDes blocks
  • Performance Evaluation: Evaluate and validate performance characteristics of SerDes systems including jitter, bit error rates (BER), signal integrity, eye diagrams, and other key metrics
  • Protocol Compliance Testing: Verify adherence to relevant SerDes protocols such as UCIe, PCIe, Ethernet, USB, DDR, DisplayPort, or custom protocols
  • Automated Testing: Develop automated regression tests to ensure the robustness and stability of the SerDes design over multiple versions and iterations
  • Collaboration: Work closely with the design, hardware, and software teams to troubleshoot issues, implement fixes, and verify design changes
  • Documentation: Create detailed reports and documentation on verification results, test scenarios, and issues found during testing
  • Continuous Improvement: Provide feedback for design and verification process improvements and contribute to innovation in verification strategies and methodologies

Requirements:

  • Experience in SerDes verification or high-speed communication verification
  • Strong hands-on experience with verification methodologies such as UVM, SystemVerilog, or other simulation-based verification tools
  • Knowledge of high-speed serial protocols such as UCIe, PCIe, Ethernet, USB, DDR, or custom protocols
  • Experience in analyzing and interpreting signal integrity issues, jitter, BER, and eye diagrams
  • Solid understanding of SerDes architectures, link training, and equalization
  • Strong debugging skills, with the ability to work across multiple domains (timing, protocol, performance)
  • Familiarity with hardware description languages (HDL) like VHDL or Verilog
  • Strong analytical, problem-solving, and communication skills
  • Experience with DDR protocol (e.g., DDR3, DDR4, DDR5) for memory interface verification
  • Understanding of UCIe protocol and its role in chiplet-to-chiplet communication
  • Experience with Python, Perl, or similar scripting languages for automation
  • Exposure to high-speed memory interface design and verification, including DDR controller IP verification
  • Ability to work in a fast-paced environment and manage multiple verification tasks

Additional Information:

Job Posted:
April 23, 2026

Employment Type:
Fulltime
Work Type:
On-site work
Job Link Share:

Looking for more opportunities? Search for other job offers that match your skills and interests.

Briefcase Icon

Similar Jobs for Senior SerDes Verification Engineer

Senior R&D Hardware Engineer

As a Senior Hardware Design Engineer, you will be part of a dynamic and highly s...
Location
Location
United States , Roseville
Salary
Salary:
115500.00 - 266000.00 USD / Year
https://www.hpe.com/ Logo
Hewlett Packard Enterprise
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • 10+ years of experience in hardware system design and/or high-speed board designs
  • Proficient with Cadence schematic and PCB design tools like Concept, Orcad and Allegro
  • Strong technical foundation in high-speed (Gbps) physical design, signal integrity principles and power distribution techniques
  • Hands-on experience with lab design verification activities and troubleshooting complex system issues relating EMI/EMC, reliability and serdes I/O
  • Knowledge of programming languages such as Python, Perl and Matlab
  • Must possess a bachelor’s or master’s degree in electrical engineering or related fields
Job Responsibility
Job Responsibility
  • Hardware specification, PCA circuit design, component selection, system bring-up, board debug and platform verification
  • Lead a team or work independently on complex board designs and solving issues
  • Collaborate with a multi-sited R&D team to integrate your deliverables toward a successful release of new products into production
  • Conduct feasibility, design margin and validation analysis, and empirical testing on new and modified designs
  • Contribute to new innovation to solve emerging technology requirements for Enterprise networking products
What we offer
What we offer
  • Health & Wellbeing
  • Personal & Professional Development
  • Unconditional Inclusion
  • Fulltime
Read More
Arrow Right

Senior Staff Silicon Design Engineer

The AMD SerDes team in Ireland are hiring for an SMTS level Analog Circuit Desig...
Location
Location
Ireland , Cork
Salary
Salary:
Not provided
amd.com Logo
AMD
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Good analog circuit design and analysis skills
  • Experience with industry standard schematic entry and circuit simulation tools and methodologies
  • Good programming / scripting skills
  • Familiarity with the impact of layout effects on circuit design
  • Experience with circuit floorplanning
  • Previous experience on high speed circuit design would be a benefit
  • Experience in silicon debug, verification and characterization
  • Good interpersonal/teamwork skills
  • Bachelors or Masters degree in Electronic/Electrical Engineering
Job Responsibility
Job Responsibility
  • Analog circuit design of different circuits related to SerDes phy development to meet block level design specifications
  • Verification of circuit designs to ensure functional, performance and reliability targets are achieved using industry standard tools and methodologies
  • Regular presentation and sharing of design progress to peers
  • Participating in design reviews of other circuits both for identifying potential issues and also from a learning perspective
  • Communication with SerDes circuit team members at other sites for the purposes of sharing ideas
  • Feading back circuit performance information to the architecture team for the purposes of system modelling
  • Support of the system level verification team in the modelling of analog circuits in Verilog and in the debug of identified issues
  • Assist with silicon bring up and debug
Read More
Arrow Right

Senior R&D Hardware Test Engineer

As a member of the Client Biosciences San Jose Hardware Engineering Research & D...
Location
Location
United States , San Jose
Salary
Salary:
55.00 - 58.00 USD / Hour
gomillenniumsoft.com Logo
MillenniumSoft Inc
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelor’s degree in Electrical Engineering or similar technical discipline
  • Minimum 5 years of experience as a Test Engineer supporting product introduction
  • Strong experience in instrumentation measurements both analog and digital
  • Knowledgeable in PCB test standards, FPGA testing and high speed board test design
  • Methodologies of calibration and understanding of measurements uncertainty, six sigma and ICT/DFT/FCT
  • Extensive experience in testing of Digital and Analog/Mixed signal circuits
  • Experience using RF measurement instruments, high-speed oscilloscopes, signal generators, arbitrary waveform generators
  • Ability to read and interpret PCB schematics and perform basic digital and analog circuit analysis
  • Experience designing and analyzing test procedures to minimize measurement error
  • Knowledge of industrial controls systems and their communications interfaces and protocols such as Ethernet/IP
Job Responsibility
Job Responsibility
  • Interface with the R&D designers and other Hardware Engineers to define the most efficient and accurate measurement for testing the boards functionality
  • Design the test fixtures
  • Ability to remotely manage computers using SSH or VNC protocol using Git version control
  • Work closely with validation test engineers to insure that the test fixtures would satisfy module automated testing
  • Drive system verification of solutions through ATE/FCT
  • Support the HW team with sub system bring-up and test fixtures
  • Responsibility for Test definition and calibration of the ATE
  • Collaborate with HW Design Engineers to develop and execute hardware verification test plans
  • Board level functional testing
  • Design, build and program test systems used in HW testing as well as generate automated reports tracking for test results
  • Fulltime
Read More
Arrow Right

Senior Silicon Validation Engineer

HPE is seeking a Senior Silicon Validation Engineer to help validate the functio...
Location
Location
United States , Ft. Collins
Salary
Salary:
142000.00 - 270000.00 USD / Year
https://www.hpe.com/ Logo
Hewlett Packard Enterprise
Expiration Date
May 28, 2026
Flip Icon
Requirements
Requirements
  • Bachelor’s or master’s degree in electrical engineering, computer engineering, computer science or equivalent
  • 6-10+ years of experience in VLSI Validation, verification, or design, including experience leading teams or complex projects
  • Senior level proficiency in object-oriented Python programming
  • Senior level proficiency in Linux command line, Verilog hardware description language, electronic design automation (EDA)
  • Senior level experience in ASIC Silicon Validation and testing is required
  • Senior level knowledge of industry standard networking protocols is required. (200G/400G/800G+ Ethernet, 50G/100G/200G+ SERDES (Die to Die as well as long reach))
  • Executive written and verbal communication skills
  • mastery in English
  • Must hold U.S. citizenship, U.S. lawful permanent resident/Green Card status
Job Responsibility
Job Responsibility
  • Oversees full chip-level validation, utilizing emulators and developing tests that run at the operating system level to assess both HPE Slingshot and industry standard networking protocols
  • Provides technical leadership for the HPE Slingshot Silicon Validation engineering team, responsible for all stages of ASIC validation for Network Interface Cards (NIC) and Switch hardware
  • Provides technical leadership and guidance to cross-organization projects and activities
  • Owns the validation strategy and risk management for major projects
  • Drives innovation and integration of new technologies and methodologies into Silicon Validation projects and activities
  • Provides input on the selection and development of future technical leaders
  • Mentors and develops less experienced staff members, setting an example of innovation and excellence in Silicon Validation
  • Represents the organization in external engagements, including partner collaborations and industry forums
  • Collaborates and communicates with management and internal partners regarding validation status, project progress, and issue resolution
What we offer
What we offer
  • Health & Wellbeing
  • Personal & Professional Development
  • Unconditional Inclusion
  • Fulltime
Read More
Arrow Right

Senior Signal and Power Integrity Engineer

At Cisco, Bangalore, the Common Hardware Group (CHG) architects, designs, builds...
Location
Location
India , Bangalore
Salary
Salary:
Not provided
duo.com Logo
Duo Security
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelor's or Master’s Degree in Electrical Engineering
  • 6+ yrs of demonstrated ability in hardware design with emphasis on Signal and Power Integrity
  • Hands on exposure to lab measurements including real-time scope, sampling scope, Spectrum analyzer, VNA & TDR
  • Good understanding of EM and transmission line concepts, timing, jitter, crosstalk, noise, channel modeling, channel equalization techniques, power delivery & decoupling
  • Experience with 56G PAM4, 25G & 10G NRZ Serdes technologies, and DDR - simulation, bring up, debug, measurements, and optimization
  • Thorough knowledge of PCB stack-up design - standard processes, performance vis-à-vis PCB materials, surface finishes, vendor capabilities, and manufacturing trade-offs
  • Proficiency with simulation and analysis tools like ADS, HFSS, HSPICE, Cadence Allegro, PowerSI, MATLAB, and Hyperlynx
  • Excellent oral and written communication skills and capability to present concepts, analysis, and updates to larger teams and forums
Job Responsibility
Job Responsibility
  • Be responsible for delivering system-level signal and power integrity solutions for large sophisticated high-speed systems, boards & packages
  • Develop SI rules, review design implementation, build test plans, and document characterization & measurement reports
  • Improve & optimize design margins through interconnect, timing and crosstalk analysis, 3D EM & channel simulations for high-speed designs
  • Design & characterize test structures & channel models to correlate simulations with measurements for Serdes and interconnects
  • Collaborate with multi-functional teams - HW, PCB Layout, SW, MFG, ASIC
  • Be responsible for electrical characterization and verification of Transmitter/Receiver SERDES settings to meet the industry standards and internal Cisco requirements
Read More
Arrow Right

Senior Analog Design Engineer

The Interface & Custom Circuit Engineering team in AI-Silicon Engineering is see...
Location
Location
India , Bangalore
Salary
Salary:
Not provided
https://www.microsoft.com/ Logo
Microsoft Corporation
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • BSEE or equivalent, MSEE/PhD preferred
  • 7+ years of experience in analog circuit design, through full cycle post BSEE or equivalent
  • Experience with high-speed analog front-end serdes or D2D design (preferably PCIe, UCIe, D-PHY, USB), data-converters, PLLs, Regulators and all associated blocks in analog designs from architecture till silicon validation support
  • Experience in Design partitioning, power/jitter budgeting and timing analysis
  • Knowledge of lower power design techniques, calibration, parasitic extraction, EM/IR/ESD/Aging & Signal Integrity Design
  • Experience with the use of CAD-tools (Cadence, Mentor, Synopsys) for circuit schematic entry, simulations, post layout extractions, Mixed-mode simulations
  • Delivered Analog IP’s successfully in mass production in FinFET processes
  • Experience in mentoring individual engineers
  • Working with multiple stakeholders (arch/design/layout/silicon validation/project managers) to execute full design cycle till silicon
  • Excellent communication skills and self-motivated that can collaborate with larger teams within Microsoft
Job Responsibility
Job Responsibility
  • Lead Analog designs and delivery of cutting edge, high-performance, high-speed, low-power Analog IP designs for interconnectivity solutions and fundamental Analog circuit blocks for various Microsoft products in various process nodes including deep FinFet, following industry best practices
  • Technically deliver complex blocks that will produce schematics, verify in simulation, complete timing/jitter/power budgets and work with mask layout teams to deliver a final IP GDS
  • Coordinate tasks with junior members of the team, develop plans for Analog IP execution, follow processes/methodologies to deliver IP blocks
  • Coordinate bench validation of IP in Silicon, and IP characterization on bench and tester
  • Use established flows/methodologies/processes for execution
  • Work along with other members of the team to deliver IP’s, including project planning, schedule tracking, report generation
  • Interface with RTL, Verification and P&R team
  • Fulltime
Read More
Arrow Right

Senior FPGA Engineer

Zachary Piper Solutions is seeking a Senior FPGA Engineer to support a Governmen...
Location
Location
United States , Tysons Corner, Virginia
Salary
Salary:
Not provided
pipercompanies.com Logo
Piper Companies
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • 10+ years of FPGA development experience within radar, RF, EW, or high‑performance DSP environments
  • Strong experience with VHDL/Verilog and FPGA platforms such as Xilinx/AMD Zynq, UltraScale, RFSoC or Intel/Altera devices
  • Expertise in DSP architectures, high‑speed digital interfaces, timing analysis, and verification workflows
  • Ability to produce clear, customer‑ready technical documentation
  • Ability to obtain and maintain a U.S. Secret security clearance
  • Prior support of DoD radar, tactical communications, or EW programs
  • Experience with RFSoC, multi‑channel ADC/DAC systems, or mixed‑signal integrations
  • Familiarity with Xilinx GTX/GTY transceivers and high‑speed switching technologies
  • Knowledge of DO‑254, MIL‑STD, or related government design‑assurance standards
  • Scripting experience (Python, MATLAB, TCL) for automation or analysis
Job Responsibility
Job Responsibility
  • Develop and implement FPGA designs for radar and communications DSP functions including beamforming, pulse compression, MTD/MTI, and high‑rate digital data pipelines
  • Build firmware modules for SDR and digital comms systems such as modulation, filtering, channelization, timing recovery, and error correction
  • Integrate and optimize high‑speed digital interfaces (SERDES, JESD204B/C, LVDS, Ethernet 10/40/100G, custom links)
  • Create HDL testbenches and perform simulation using Vivado, ModelSim, or QuestaSim
  • Execute timing closure, static timing analysis, and hardware‑in‑the‑loop testing
  • Interface FPGA logic with ADC/DAC hardware, RF/mixed‑signal components, embedded processors, and high‑speed digital boards
  • Conduct hands‑on lab testing using oscilloscopes, spectrum analyzers, vector signal analyzers, and other RF test equipment
  • Diagnose fielded system issues, perform root‑cause analysis, and implement corrective action
  • Maintain FPGA image releases and collaborate with DevOps on build automation
  • Generate engineering documentation including ICDs, verification plans, and test reports that align with federal and customer standards
What we offer
What we offer
  • Medical, Dental, Vision, unlimited PTO, Sick Leave (as required by law), Paid Holidays
  • Relocation assistance, RSU
  • Fulltime
Read More
Arrow Right

Senior Hardware Design Engineer

Senior Hardware Design Engineer. This role has been designed as ‘’Onsite’ with a...
Location
Location
India , Bangalore
Salary
Salary:
Not provided
https://www.hpe.com/ Logo
Hewlett Packard Enterprise
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelor's or Master's degree in Electronics/Electrical Engineering
  • 10+ years of experience
  • Strong hands-on experience of High-speed board design
  • Deep knowledge of Signal integrity, Power, and Thermal engineering
  • Proficient with PCB design tools such as Cadence Concept or Orcad and Allegro
  • Understanding of common interfaces and communication protocols – DDR, PCIe, USB, SGMII, XAUI, SPI, I2C, UART etc.
  • Experience working with Ethernet switching and MDI design- Gigabit, MultiGig, 10GbaseT
  • Knowledge of Serdes technology and fundamentals – NRZ (10G, 25G), PAM4 (50G, 100G, 200G), tuning and settings, channel budgeting
  • Experience working with Power over Ethernet technology – PSE-PD, POE+/++
  • Storage and Memory technologies and interfaces – DDR4/DDR5, SSD NVME, EEPROM, NAND, eUSB, eMMC.
Job Responsibility
Job Responsibility
  • Lead Hardware Engineer for new product hardware design and development – Functional specs, Schematic, board Layout, component selection, mechanical/thermal aspects, COGS control
  • Prepare and release key documents like – Product Hardware Specifications, Test plan, HW user guide, Diagnostic Requirements (design verification and mass production) etc
  • Work with cross functional teams (Power, SI, mechanical, thermal, EMC, Mfg ops etc) during product definition, planning and design stages
  • Hardware bring-up and validation
  • Hardware Debug, Failure Analysis, RCCA etc. working with SW and test engineers
  • Work with manufacturing team to transition the products for mass production
  • Resolving any issues during pilot and mass production
  • Follow QMS process and produce compliant deliverables
What we offer
What we offer
  • Health & Wellbeing
  • Personal & Professional Development
  • Unconditional Inclusion
Read More
Arrow Right