CrawlJobs Logo

Senior RTL Design Lead

amd.com Logo

AMD

Location Icon

Location:
India , Bangalore

Category Icon
Category:
IT - Software Development

Job Type Icon

Contract Type:
Not provided

Salary Icon

Salary:

Not provided
Save Job
Save Icon
Apply Position

Job Description:

We are seeking a seasoned Principal design engineer with expertise or significant interest in fabric design for complex SOC. You have had significant success driving architecture, product roadmaps and product requirements. You are meticulous about Power, Performance and Area while driving schedule and managing cost. This senior role will stretch you as you lead architecture teams in new directions, network with our world-class, patent-holding think-tank, and negotiate amongst design teams, marketing, and business unit executives.

Job Responsibility:

  • Define Data Fabric features and capabilities required to meet SoC requirements on power, performance, Area targets
  • Digital design implementation and micro-architecture of components of the Infinity Data Fabric, including cache design
  • Micro-architecture and RTL coding in Verilog/SystemVerilog
  • Lead design on one or more domains
  • Work with architects and design leads to identify and assess complex technical issues
  • Work closely with verification teams to ensure quality component development
  • Work closely with Physical design to ensure quality PPA targets
  • Post silicon support to ensure successful bring up
  • Define product features and capabilities, close architecture, and micro-architecture requirements, drive technical specifications for SoC and IP blocks to meet those requirements, and provide technical direction to execution teams
  • Comprehend the SOC as a complete system which includes HW (Silicon), FW, BIOS & SW and ensure that FW, BIOS & SW are aligned to enable all features, optimizing for performance and power
  • Work cross functionally with IP/Domain architects to identify and assess complex technical issues/risks and develop architectural solutions to achieve product requirements
  • Knowledge sharing and other contributions to Platform & System Architecture
  • As an overall product owner, responsible for architecture analysis and technical solutions for marketing/feature change requests
  • Work closely with Design teams for Area and Floorplan refinement, Verification Test plan reviews, Timing targets, Emulation plans, Pre-Si bug resolution and Performance/Power Verification sign offs
  • Support Post-Si teams for Product Performance, Power and functional issues debug/resolution

Requirements:

  • Excellent foundation in fabric/transport architecture and coherency
  • Experience in memory design/cache design
  • Bachelor’s or Master’s degree in computer engineering/Electrical Engineering
  • Outstanding foundation in Systems & SoC architecture, with expertise in one or more of the following: CPU or GPU, Memory sub-system, Fabrics, CPU/GPU coherency, Multimedia, I/O subsystems, Clocks, Resets, Virtualization and Security
  • Experience analyzing CPU, GPU or System-level Micro-Architectural features to identify performance bottlenecks within different workloads
  • Demonstrated expertise in power management microarchitecture, low power design and power optimization, along with power impact at architecture, logic design, and circuit levels
  • Excellent communication, management, and presentation skills
  • Adept at collaboration among top-thinkers and senior architects with strong interpersonal skills to work across teams in different geographies

Additional Information:

Job Posted:
March 25, 2026

Icon
AMD - All Job Offers
Job Link Share:
Copy Link Icon
Facebook Icon Twitter Icon LinkedIn Icon

Looking for more opportunities? Search for other job offers that match your skills and interests.

Briefcase Icon

Similar Jobs for Senior RTL Design Lead

Senior Digital IC Design Engineer

SCALINX’s design team is seeking a dynamic and experienced digital designer who ...
Location
Location
France , Paris; Caen; Grenoble
Salary
Salary:
Not provided
scalinx.com Logo
SCALINX
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • MSc or PhD in Electrical Engineering or equivalent
  • Very good understanding of the entire digital IC design flow from RTL to GDSII
  • Strong expertise in digital electronics and signal processing
  • Proven experience in digital IC projects and technical leadership roles
  • Strong experience with ARM or RISC-V based SoC platform design
  • Solid experience with high-speed serial interfaces (JESD204, Ethernet, PCIe…)
  • Expertise in digital hardware description languages (VHDL or Verilog) and SystemVerilog
  • Experience with Cadence, Synopsys or Siemens RTL design flow
  • Proven experience with GIT and Linux systems
  • Skilled in scripting languages (Python, TCL, Perl)
Job Responsibility
Job Responsibility
  • Design of complex RTL blocks based on micro-architecture specifications
  • Top level integration of various RTL blocks and complex IPs
  • Execute complete LINT/CDC/RDC checks
  • Write SDC constraints to run logical synthesis
  • Write detailed design documentation in accordance with company QA policy
  • Generates KPI and report progress to the Program Manager
  • Timely deliver state-of-the-art RTL package to Digital Verification, DFT and Back-End teams
  • Lead and support digital design work-packages from RTL to netlist
  • Animate design reviews
  • Participate with the other project technical leaders in the definition of the IC architecture specifications and verification methodology
  • Fulltime
Read More
Arrow Right
New

Senior RTL Design Engineer – Accelerator IP

Join Ericsson’s Accelerator IP team in Austin, TX as a Senior RTL Design Enginee...
Location
Location
United States , Austin
Salary
Salary:
117000.00 - 175000.00 USD / Year
ericsson.com Logo
Ericsson
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Several years of RTL design in complex ASIC/IP environments
  • Expert SystemVerilog/Verilog skills
  • End-to-end ASIC flow mastery: coding, linting, CDC, synthesis, timing closure
  • Proven ability to distill DSP, FEC, or other L1 processing algorithms into high-performance hardware
  • Equally comfortable deep-diving into code and shaping high-level architecture strategies
  • A collaborative powerhouse who thrives in an intense, creative, close-knit environment
Job Responsibility
Job Responsibility
  • Transform high-level architectural vision into blazing-fast, reliable RTL (SystemVerilog/Verilog)
  • Take complete ownership of major IP blocks—specification, microarchitecture, RTL creation, synthesis, and delivery
  • Act as the go-to technical lead for verification, backend/PD, and architecture teams
  • Drive optimizations to balance power, area, and throughput without compromising innovation
  • Lead critical design decisions that steer the next generation of telecom hardware
What we offer
What we offer
  • Choice of three medical plan options
  • Dental plan option
  • Company credits for medical and dental premiums
  • Ericsson US 401(k) Plan with automatic 3% company contribution and matching
  • Company credits for basic life insurance, basic accidental death and dismemberment coverage, short-term and long-term disability coverage
  • Option to participate in Ericsson’s Stock Purchase Plan
  • Minimum of 15 days of accrued vacation
  • Up to 3 personal days per year
  • 11 annual holidays
  • 8 hours of volunteer time
  • Fulltime
Read More
Arrow Right

Senior Digital IC Design Engineer

SCALINX’s design team is seeking a dynamic and experienced digital designer who ...
Location
Location
France , Paris; Caen; Grenoble
Salary
Salary:
Not provided
scalinx.com Logo
SCALINX
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • MSc or PhD in Electrical Engineering or equivalent
  • Very good understanding of the entire digital IC design flow from RTL to GDSII
  • Strong expertise in digital electronics and signal processing
  • Proven experience in digital IC projects and technical leadership roles
  • Strong experience with ARM or RISC-V based SoC platform design
  • Solid experience with high-speed serial interfaces (JESD204, Ethernet, PCIe…)
  • Expertise in digital hardware description languages (VHDL or Verilog) and SystemVerilog
  • Experience with Cadence, Synopsys or Siemens RTL design flow
  • Proven experience with GIT and Linux systems
  • Skilled in scripting languages (Python, TCL, Perl)
Job Responsibility
Job Responsibility
  • Design of complex RTL blocks based on micro-architecture specifications
  • Top level integration of various RTL blocks and complex IPs
  • Execute complete LINT/CDC/RDC checks
  • Write SDC constraints to run logical synthesis
  • Write detailed design documentation in accordance with company QA policy
  • Generates KPI and report progress to the Program Manager
  • Timely deliver state-of-the-art RTL package to Digital Verification, DFT and Back-End teams
  • Lead and support digital design work-packages from RTL to netlist
  • Animate design reviews
  • Participate with the other project technical leaders in the definition of the IC architecture specifications and verification methodology
Read More
Arrow Right

Senior RTL to Physical Design Engineer

Microsoft Silicon, Cloud Hardware, and Infrastructure Engineering (SCHIE) is the...
Location
Location
United States , Redmond
Salary
Salary:
119800.00 - 234700.00 USD / Year
https://www.microsoft.com/ Logo
Microsoft Corporation
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Doctorate in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 1+ year(s) technical engineering experience
  • Master's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 4+ years technical engineering experience
  • Bachelor's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 5+ years technical engineering experience
  • equivalent experience
  • Ability to meet Microsoft, customer and/or government security screening requirements
  • Microsoft Cloud Background Check
Job Responsibility
Job Responsibility
  • Be a key link between front-end design and back-end teams
  • Lead in the enablement of quality RTL and collateral file drops to PD
  • Implement feedback and mitigations in the design constraints and toolchain to ensure best-case PPA
  • Coordinate with RTL, DFT, CAD and physical design teams
  • Participate in flow development, design automation, and correlation exercises to back-end flows
  • Work with limited direction and have attention to detail
  • Provide crisp status of progress, issues, and risks on the program to the management team
  • Fulltime
Read More
Arrow Right

Senior Manager Silicon Design Engineer

AMD seeks a passionate, collaborative leader with strong technical skills and th...
Location
Location
India , Bangalore
Salary
Salary:
Not provided
amd.com Logo
AMD
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • 12-15 years full-time experience in IP hardware design
  • Proven experience managing and leading engineering teams
  • Proficiency in verilog/system verilog RTL logic design of high-speed, multi-clock digital designs
  • Verilog lint tools (Spyglass) and verilog simulation tools (VCS)
  • Clock domain crossing (CDC) tools
  • Detailed understanding of SoC design flows
  • Understanding of IP/SS/SoC Power Management techniques – Power Gating, Clock Gating
  • Outstanding interaction skills while communicating both written and verbally
  • Ability to work with multi-level functional teams across various geographies
  • Outstanding problem-solving and analytical skills
Job Responsibility
Job Responsibility
  • Lead a Silicon Engineering group and innovate with internal teams and external partners to create the next generation of computing technologies
  • Help bring to life cutting-edge designs, working closely with architecture, physical design, and product engineers to achieve first pass silicon success
  • Design of IP and subsystems with integration of AMD and other 3rd party IPs
  • Work collaboratively with other members of the IP team to support design verification, implementation, synthesis, constraints, static timing analysis, and delivery to SOC
  • Work in partnership with SOC teams to support the IP at SOC level, including connectivity, DFT, verification, physical design, firmware, and post-silicon bring-up
Read More
Arrow Right
New

Senior SoC/ASIC Physical Design Engineer

About the Job: We are seeking a highly skilled Senior SoC/ASIC Physical Design E...
Location
Location
United States , Irvine
Salary
Salary:
Not provided
xcelerium.com Logo
Xcelerium
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelor’s degree in Electrical Engineering, Computer Engineering, or Computer Science (Master’s preferred)
  • 10+ years of experience in ASIC/SoC physical design and flow development
  • Expertise in RTL-to-GDSII physical design and signoff flows
  • Strong experience with Synopsys EDA tools, understanding tool capabilities and underlying algorithms
  • Proficient in physical design methodologies: synthesis, place & route, STA, formal verification, CDC, and power analysis
  • Knowledge of FinFET and deep sub-micron CMOS technologies, including power dissipation, leakage, and dynamic behavior
  • Familiarity with DFT, Scan, MBIST, and LBIST methodologies and their impact on physical design
  • Proficient in scripting languages (Python, Tcl, Perl, bash/csh) and automation using Makefiles
  • Skilled in extraction and analysis of design parameters, QOR metrics, and implementing voltage scaling (SVS, DVFS) and SRAM split rail architectures
  • Proven ability to work collaboratively in dynamic environments, lead design closure activities, and drive execution with a proactive, solution-oriented mindset
Job Responsibility
Job Responsibility
  • Develop and Implement PD Flow: Establish a modern physical design (PD) flow utilizing the latest EDA tool fusion and machine learning (ML) techniques to maximize PPA efficiency, optimize resource allocation, and achieve industry-leading time-to-closure and tapeout
  • End-to-End Physical Design Execution: Perform partition synthesis and physical implementation, including synthesis, floorplanning, power/ground grid generation, place & route, timing, noise, physical verification, electromigration, voltage drop, and signoff checks
  • Methodology and Automation: Create and refine physical design methodologies and automation scripts to streamline implementation and signoff processes
  • Cross-Functional Collaboration: Work closely with RTL, DFT, and ASIC design teams to define architectural feasibility, establish timing, power, and area targets, and explore design trade-offs
  • Drive Design Closure: Utilize an objective, metrics-driven approach to resolve design, timing, and flow issues and ensure predictability in achieving project milestones
  • Signoff Ownership: Lead signoff closure activities, including static timing analysis (STA), noise analysis, logic equivalency, physical verification, and power integrity (EM/IR)
What we offer
What we offer
  • We provide competitive compensation package
Read More
Arrow Right

Senior Technologist, ASIC Development Engineering

Are you ready to push the boundaries of what's possible in technology? Join the ...
Location
Location
India , Bengaluru
Salary
Salary:
Not provided
sandisk.com Logo
Sandisk
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelor’s or master’s degree in electrical engineering, Computer Engineering, or a related field
  • Proven experience in ASIC RTL design, with a strong grasp of Verilog/System Verilog
  • Proficiency in leveraging AI tools, including GitHub Copilot, for design and development
  • Strong problem-solving skills and the ability to thrive in a dynamic environment
  • Excellent communication and teamwork abilities
Job Responsibility
Job Responsibility
  • Innovate, implement, and verify RTL code for complex ASICs
  • Own a subsystem / multiple subsystems and grow on the path to be an ASIC lead
  • Utilize advanced AI-driven tools, including GitHub Copilot, to streamline the design process
  • Collaborate with hardware and software teams for seamless integration
  • Lead design reviews and provide mentorship to junior engineers
  • Stay abreast of the latest industry trends and emerging technologies in AI and ASIC design
  • Fulltime
Read More
Arrow Right

Technologist, ASIC Development Engineering

We are looking for a highly skilled and experienced individual for SoC PD lead p...
Location
Location
India , Bengaluru
Salary
Salary:
Not provided
sandisk.com Logo
Sandisk
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelor’s or master’s degree in electrical engineering, Computer Engineering, or a related field
  • A minimum of 13 to 15 years of experience in leading RTL to GDSII implementation effort across various SoCs
  • Proven ability in technically leading a small/medium-sized team for executing projects preferred
  • Hands-on experience on the entire PD Flow from RTL to GDSII
  • Should have a good understanding of Floor planning, Power Planning, Placement & Optimization, CTS, Routing, Design Convergence, and Sign-off with in-depth expertise in at least one of these domains
  • Working knowledge about OCV, MM/MC optimization and multi-power designs (Level shifters, Isolation cells, etc)
  • Exposure to static timing analysis fixes including automated ECO generation
  • Strong in areas on CTS, Power, Bump planning, Floorplan
  • Experience with tools (e.g., Synopsys FusionCompiler, PrimeTime, Cadence Innovus, Constraints Manager, Redhawk, Calibre etc.) and methodologies
  • Library preparation in any environment (Synopsys, Cadence, etc)
Job Responsibility
Job Responsibility
  • To be responsible for leading RTL-to-GDSII SoC implementation effort
  • To collaborate with cross-functional teams, including Design, Verification, Analog, DFT, SIPI etc.
  • To develop and guide the team members in their work, enhancing their technical capabilities and increasing productivity
  • To ensure process compliance during project execution and enable / participate in technical discussions/reviews
  • To prepare and submit status reports for minimizing exposure and risks on the project or closure of escalations
  • Stay abreast of industry trends and emerging technologies in related fields, and incorporate best practices into the team’s workflow
  • Foster a culture of innovation, collaboration, and continuous improvement
  • Fulltime
Read More
Arrow Right
Jobs by Category
Art and Entertainment Jobs Banking Jobs Call Center Jobs Construction Jobs Consulting Jobs Customer Service Jobs Education Jobs Energy Jobs Finance Jobs Gastronomy Jobs Health and Beauty Jobs Hospitality and Tourism Jobs Human Resources Jobs Insurance Jobs IT - Administration Jobs IT - Software Development Jobs Legal Jobs Logistics Jobs Manufacturing Jobs Marketing, Digital Marketing, SEO, SEM Jobs Media Jobs Nursing Jobs Office Administration Jobs Pharmacy Jobs Physical Work Jobs Public Relations Jobs Public Sector Jobs Purchasing Jobs Quality Control Jobs Real Estate Jobs Research and Development Jobs Sales Jobs
Job Positions Jobs by Country
United States Jobs United Kingdom Jobs India Jobs Canada Jobs Australia Jobs Germany Jobs Ireland Jobs Poland Jobs
Company
Blog About Us Contact
Follow Us
Facebook
X (Twitter)
LinkedIn
Instagram
CrawlJobs Group
ITFlashcards AllDevBlogs
© 2026 CrawlJobs Ltd. All Rights Reserved
Terms & Conditions Privacy Policy