CrawlJobs Logo
A
Amazon · IT - Software Development

Senior Pre-Silicon SoC Modeling Engineer

United States, Cupertino 168100.00 - 261500.00 USD / Year · Job Posted March 26, 2026
Apply Position
Job Link Share

Job Description

AWS's Trainium and Inferentia chips power the world's largest machine learning clusters. Our team builds C++ models of these custom SoCs that RTL designers, verification engineers, and software teams depend on throughout the silicon development lifecycle. We're looking for a modeling engineer to build and own models that directly impact how our chips are designed, verified, and brought to production.

Job Responsibility

  • Build and own models of SoC subsystems — translating architecture specs and RTL behavior into accurate, testable C++ models
  • Work directly with RTL design and verification teams to validate model behavior against RTL, debug discrepancies, and support pre-silicon verification flows
  • Develop model-based test infrastructure: regression suites, RTL correlation checks, and coverage-driven testing
  • Contribute to performance modeling efforts — building cycle-approximate models that help architects evaluate design trade-offs before RTL exists
  • Improve modeling methodology and infrastructure: how models are structured, integrated, tested, and released to DV and architecture teams
  • Collaborate with chip architects to understand upcoming designs and plan modeling work ahead of RTL availability

Requirements

  • 6+ years of full software development life cycle, including coding standards, code reviews, source control management, build processes, testing, and operations experience
  • Experience as a mentor, tech lead or leading an engineering team
  • 6+ years writing functional or performance models of hardware (SoCs, ASICs, GPUs, CPUs, IP blocks)
  • Experience programming in C++, using advanced language features
  • Knowledge of SoC, CPU, GPU, and/or ASIC architecture and micro-architecture

Nice to have

  • Experience working with DV teams or integrating models into verification flows
  • Experience correlating functional models against RTL simulation, emulation, or silicon
  • Experience developing and calibrating performance models for custom silicon
  • Experience with SystemC, TLM, or cycle-approximate modeling methodologies
  • Experience building regression and CI frameworks for model validation
  • Familiarity with Modern C++ (20 and beyond)
  • Experience with multi-threaded or distributed simulation
  • ML accelerator architecture knowledge (a plus, not required)

What we offer

  • health insurance (medical, dental, vision, prescription, Basic Life & AD&D insurance and option for Supplemental life plans, EAP, Mental Health Support, Medical Advice Line, Flexible Spending Accounts, Adoption and Surrogacy Reimbursement coverage)
  • 401(k) matching
  • paid time off
  • parental leave
  • sign-on payments
  • restricted stock units (RSUs)
Amazon - All Job Offers

Looking for more opportunities?

Search for other job offers that match your skills and interests.

Suggested Tags: Frontend Developer Secretary Talent Manager Salesforce Administrator Data Analyst
Similar Jobs for

Senior Pre-Silicon SoC Modeling Engineer

8 matching positions

Senior Silicon Design Engineer

Push Boundaries, Deliver Innovation and Change the World! In this role you will ...
Location
Location
Malaysia , Penang
Salary
Salary:
Not provided
amd.com Logo
AMD
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Good understanding on ASIC/SOC design verification flow with SV/UVM/Formal Verification
  • Good experiences with simulation model creation and testbench build (better with UVM)
  • Good logical thinking and expression
  • Good cooperation cross teams
  • Bachelors or Masters degree in Computer Engineering/Electrical and Electronics Engineering
  • X86/ARM/8051 architecture
  • AMBA(AXI/AHB/APB) bus
  • PCIe protocol
  • f/w writing and debug experience
  • experience to co-work with f/w team for f/w sequence define in embedded design
Job Responsibility
Job Responsibility
  • Apply current functional verification techniques to perform and improve pre-silicon IP verification quality and product Time to Market for ASIC/SOC design
  • Technically involve in the porting/creation of the DV environment for the new design
  • block and IP level test plan creation and implementation
  • coverage analysis
  • regression cleanup
  • Work independently on various DV tasks and providing technical guidance to the DV team
  • lead a big DV task inside team or cross team
What we offer
What we offer
  • AMD benefits at a glance
  • Fulltime
Read More
Arrow Right

Senior Staff Silicon Design Engineer

Push Boundaries, Deliver Innovation and Change the World! In this role you will ...
Location
Location
Malaysia , Penang
Salary
Salary:
Not provided
amd.com Logo
AMD
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Strong analytical and problem solving skills with a pronounced attention to detail
  • Strong communication, mentoring and leadership skills
  • Skilled at driving team and tasks from start to completion with superior quality
  • Can work well with cross functional teams
  • Good understanding on ASIC/SOC design verification flow with SV/UVM/Formal Verification
  • Good experiences with simulation model creation and testbench build (better with UVM)
  • Good logical thinking and expression
  • Good cooperation cross teams
  • Bachelors or Masters degree in Computer Engineering/Electrical and Electronics Engineering
Job Responsibility
Job Responsibility
  • Apply current functional verification techniques to perform and improve pre-silicon IP verification quality and product Time to Market for ASIC/SOC design
  • involve technically in the porting/creation of the DV environment for the new design, block and IP level test plan creation and implementation, coverage analysis, and regression cleanup
  • work independently on various DV tasks and providing technical guidance to the DV team, or even lead a big DV task inside team or cross team
Read More
Arrow Right

Senior SOC Debug Verification Engineer

Microsoft Silicon, Cloud Hardware, and Infrastructure Engineering (SCHIE) is the...
Location
Location
India , Bangalore
Salary
Salary:
Not provided
https://www.microsoft.com/ Logo
Microsoft Corporation
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • 8+ years of pre-silicon SOC or subsystem or IP verification experience
  • Candidate must have at least a bachelor’s or master’s degree in electrical, Electronics, Computer Engineering, Computer Science or a related degree
  • 6+ years of verification experience working on CPU/SOC designs, with 2+ years of design for debug verification experience
  • Ability to meet Microsoft, customer and/or government security screening requirements
  • This position will be required to pass the Microsoft Cloud Background Check upon hire/transfer and every two years thereafter
  • This role will require access to information that is controlled for export under export control regulations
  • As a condition of employment, the successful candidate will be required to provide either proof of their country of citizenship or proof of their US. residency or other protected status
  • To meet this legal requirement, and as a condition of employment, the successful candidate’s citizenship will be verified with a valid passport
Job Responsibility
Job Responsibility
  • Own verification of Design for Debug (DFD) SoC level flows including Task planning and schedule estimation, proactively identifying and removing roadblocks and finding ways to make the team more efficient
  • Develop verification strategy, requirements, environments, tools, and methodologies
  • Become an expert on the overall debug architecture, understand customer use models, and understand interactions with other parts of the SOC, with the platform, and with software
  • Apply your knowledge of verification principles and techniques and your judgement to write test plans and implement them by developing tests, test generators, test benches, checkers, coverage, and other verification collateral
  • Run tests, debug failures to root cause, and recommend fixes
  • Apply your growth mindset to learn and adapt in a complex and dynamic environment
  • Engage with partners to drive continuous improvement to both the design, to verification plans/collateral, and to methodology to prevent, reduce, and/or find bugs sooner, more easily, or more reliably
  • Provide technical guidance, coaching, and mentorship to other engineers in your areas of expertise
  • Apply your One Microsoft mentality to collaborate with and influence architects, logic designers, post-silicon validators, other verification engineers, and IP and tool providers
  • Delight your customers by providing high quality results on schedule
  • Fulltime
Read More
Arrow Right

Senior Quantum Design Verification Engineer

At Microsoft, our mission is to empower every person and every organization on t...
Location
Location
United States , Redmond
Salary
Salary:
119800.00 - 234700.00 USD / Year
https://www.microsoft.com/ Logo
Microsoft Corporation
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Doctorate in Physics, Engineering, or related field AND 1+ year(s) experience in industry or in a research and development environment, could include completion of a post doctoral research position
  • OR Master's Degree in Physics, Engineering, or related field AND 4+ years experience in industry or in a research and development environment
  • OR Bachelor's Degree in Physics, Engineering, or related field AND 6+ years experience in industry or in a research and development environment
  • OR equivalent experience
  • Ability to meet Microsoft, customer and/or government security screening requirements
  • Microsoft Cloud Background Check
  • proof of citizenship or permanent residency
Job Responsibility
Job Responsibility
  • Define pre-silicon Simulation, post-silicon Validation/Characterization plans for SoC/ intellectual property (IP)
  • coordinate and drive individuals, contingent staff and external vendors towards creating a high-quality design
  • Own and create verification environments and tests for IP level and SoC level designs
  • validate designs in simulation with both pre and post layout RTL/netlists
  • Setup Databases, flows for SoC/IP repositories
  • Setup Bug-Tracking systems
  • Drive Milestone reviews, reports/status
  • Create testplans for pre-silicon simulation verification including for both digital and analog components
  • performing Analog Mixed Signal Simulation models
  • Collaborate with Design for Test (DFT) team to test DFT features
  • Fulltime
Read More
Arrow Right

Senior Quantum Foundry Technologist & Library Specialist

At Microsoft Quantum, we aim to empower science and scientists to solve the worl...
Location
Location
United States , Redmond
Salary
Salary:
119800.00 - 258000.00 USD / Year
https://www.microsoft.com/ Logo
Microsoft Corporation
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Doctorate in Physics, Engineering, or related field AND 1+ year(s) experience in industry or in a research and development environment, could include completion of a post doctoral research position
  • OR Master's Degree in Physics, Engineering, or related field AND 4+ years experience in industry or in a research and development environment
  • OR Bachelor's Degree in Physics, Engineering, or related field AND 6+ years experience in industry or in a research and development environment
  • OR equivalent experience
  • Ability to meet Microsoft, customer and/or government security screening requirements are required for this role
  • Microsoft Cloud Background Check: This position will be required to pass the Microsoft Cloud Background Check upon hire/transfer and every two years thereafter
  • Citizenship & Citizenship Verification: This role will require access to information that is controlled for export under export control regulations
  • As a condition of employment, the successful candidate will be required to provide either proof of their country of citizenship or proof of their U.S. permanent residency or other protected status for assessment of eligibility to access the export-controlled information
  • Doctorate in Physics, Engineering, or related field AND 3+ years experience in industry or in a research and development environment, could include completion of a post doctoral research position
  • OR Master's Degree in Physics, Engineering, or related field AND 6+ years experience in industry or in a research and development environment
Job Responsibility
Job Responsibility
  • Audit external foundries to find a suitable partner for long-term engagement for Microsoft quantum/cryo silicon programs
  • Evaluate their solutions for materials/process tailoring to match our needs
  • Create long-term evolution plans with vendors for evolving process needs for future quantum products
  • Lead technical interactions with external foundries both in pre-silicon design and post silicon development as well as continuous improvement for Yield and performance during production manufacturing stage to ensure Best-in-class Microsoft first-party silicon
  • Find / define design development libraries and re-characterizations for standard cells and analog design PDKs at cryo temperatures
  • Define and design engineering structure in testchip for technology interception and enablement including data collection, analysis and model-silicon characterization
  • Compile and analyze data using common statistical techniques and effectively present key results along with recommended actions
  • practice continuous improvement and yield optimization and analyze products to ensure manufacturability and data sheet compliance
  • Embody our culture and values
  • Fulltime
Read More
Arrow Right

Lead Platform Emulation Engineer

The focus of this role is to plan, build, execute the verification, validation/e...
Location
Location
India , Bangalore
Salary
Salary:
Not provided
amd.com Logo
AMD
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelor’s or Master’s degree in Computer/Electronics/Electrical Engineering with 18+ years of experience
  • Experience with BIOS/OS bring up on full X86 SOC emulation platform
  • Proficient in IP level ASIC verification, experience working with CPU, GPU, and Memory subsystem
  • Proficient in debugging firmware and RTL code using simulation tools
  • Good understanding of PCIe/USB/Ethernet standards
  • safety concepts/IPs
  • Must have hands-on experience on Zebu/Palladium/Veloce platform to bring-up SOC
  • SOC design model build experience
  • Experienced with Verilog, System Verilog, C, and C++
  • Experience in writing and debugging testbenches
Job Responsibility
Job Responsibility
  • Collaborate with architects, hardware engineers, and firmware engineers to understand the new features to be verified
  • Drive Emulation Methodologies, SOC Design Model and Test Architecture for full chip SOC and hybrid models
  • Build test plan documentation, accounting for interactions with other features, the hardware, the firmware, and the software driver use cases
  • Estimate the time required to write the new feature tests and any required changes to the test environment
  • Build the directed Pre-Silicon Emulation tests
  • Debug test failures to determine the root cause
  • work with RTL and firmware engineers to resolve design defects and correct any test or infra issues
  • Responsible for writing directed tests to verify features in a co-simulated and emulated/FPGA hardware environment
  • Responsible for writing monitors and checkers to support end-to-end firmware/hardware validation
  • Responsible for running emulator workloads to test new features and debug technical issues using logs, waveform dumps and RTL debug
Read More
Arrow Right

ASIC Verification - Team Lead

Microsoft Silicon, Cloud Hardware, and Infrastructure Engineering (SCHIE) is the...
Location
Location
United States , Santa Clara
Salary
Salary:
139900.00 - 274800.00 USD / Year
https://www.microsoft.com/ Logo
Microsoft Corporation
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Doctorate in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 3+ years technical engineering experience
  • Master's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 6+ years technical engineering experience
  • Bachelor's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 8+ years technical engineering experience
  • equivalent experience
  • Ability to meet Microsoft, customer and/or government security screening requirements
  • Experience working with large verification projects, including cluster/subsystem and fullchip environments
  • Ability to lead large scale verification execution, driving multiple senior level verification engineers across geographic regions towards project completion
  • Develop comprehensive pre-silicon verification test plans based on design specifications and performance requirements
  • Create and maintain UVM/SystemVerilog-based testbenches for block-level, cluster-level, fullchip and emulation verification
  • Comfortable and experienced with AI based tools to accelerate productivity
Job Responsibility
Job Responsibility
  • Pre-Silicon Verification
  • Improves verification efficiency through new and updated methodologies or tools
  • Defines verification strategies and test plans
  • Owns verification of complex flows at the system on chip (SoC), subsystem (SS), or intellectual property (IP) levels
  • Drives the development of verification environments, runs, and debugs simulations to drive quality
  • Influences the product life cycle from definition to silicon, including writing test plans, developing tests, debugging failures and coverage signoff
  • Leads application of random-stimulus, coverage, formal verification, or other verification techniques to find bugs and meet test plan goals
  • Performance
  • Works collaboratively with various teams to define performance modeling requirements and ensure technology development planning meets needs
  • Determines type of performance model needed and appropriate model fidelity
  • Fulltime
Read More
Arrow Right

Resident Assistant

If you’re looking for a job that goes beyond the basics to deliver purpose and j...
Location
Location
United States of America , Hillsboro
Salary
Salary:
18.00 - 20.00 USD / Hour
leisurecare.com Logo
Leisure Care
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Demonstrated experience in a caregiving role
  • Current CNA a plus!
Job Responsibility
Job Responsibility
  • Assists resident with activities of daily living (ADL's) and all personal care skills (bathing, dressing, grooming, toileting)
  • Makes appropriate observations about the resident’s condition in every interaction
  • Records and follows-up with changes in resident’s condition in a timely manner
  • Assists residents with laundry and housekeeping services as needed
What we offer
What we offer
  • Medical, Dental and Vision
  • Early Wage Access (access to earned wages when needed!)
  • 401k
  • 10 days vacation & 1 hour Sick Leave earned for every 30 hours worked
  • Bereavement & Jury Duty Leave
  • 6 Holidays
  • 2 Float Holidays
  • Flexible Spending Accounts (Health and Dependent Care)
  • Meal Discounts
  • Tuition Assistance
  • Fulltime
Read More
Arrow Right