CrawlJobs Logo

Senior Physical Verification CAD Engineer

https://www.microsoft.com/ Logo

Microsoft Corporation

Location Icon

Location:
United States , Mountain View

Category Icon
Category:
IT - Software Development

Job Type Icon

Contract Type:
Not provided

Salary Icon

Salary:

119800.00 - 234700.00 USD / Year
Save Job
Save Icon
Apply Position

Job Description:

Do you have a passion for advanced silicon signoff and physical verification at leading-edge technology nodes? You will be part of a team responsible for driving state-of-the-art Physical Verification CAD solutions for Microsoft’s silicon design teams. In this role, you will foster the enablement and support of advanced-node DRC, LVS, Antenna, and ESD signoff flows, working closely with EDA vendors, and internal design teams. You will own PV signoff methodology end to end, identify gaps, and drive scalable, production-ready solutions across multiple silicon programs. We are committed to a diverse and inclusive workspace and strongly encourage applicants from all backgrounds and walks of life. Difference makes us better.

Job Responsibility:

  • Develop, maintain, and support Physical Verification (PV) flows across all Silicon projects, spanning early design (shift-left) through final signoff, including DRC, LVS, ERC, antenna, and advanced checks
  • Own PV methodology, including guidelines, checklists, milestone definitions, and waiver strategies, ensuring consistent and predictable execution across programs and nodes
  • Partner closely with Physical Design teams to: Enable early PV runs
  • Debug complex DRC/LVS/ERC/PERC issues
  • Identify systemic design or flow gaps and drive fixes to closure
  • Lead resolution of PV-related flow and design issues, including tool stability, runtime scalability, deck integration, waiver correctness, and cross-tool debug
  • Drive cross-functional alignment with CAD, Technology, and external EDA partners (e.g.,Siemens, Synopsys) to communicate PV requirements, influence roadmap priorities, and unblock execution at critical project milestones
  • Support PDK and node enablement activities, ensuring PV flows are validated, production-ready, and aligned with foundry decks and internal signoff criteria across multiple technology variants
  • Contribute to PV activities, including training material, documentation, onboarding labs, and continuous improvement of automation and debug infrastructure

Requirements:

  • Doctorate in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 1+ year(s) technical engineering experience
  • OR Master's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 4+ years technical engineering experience
  • OR Bachelor's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 5+ years technical engineering experience
  • OR equivalent experience
  • Ability to meet Microsoft, customer and/or government security screening requirements are required for this role
  • These requirements include but are not limited to the following specialized security screenings: Microsoft Cloud Background Check: This position will be required to pass the Microsoft Cloud Background Check upon hire/transfer and every two years thereafter

Nice to have:

  • Experience with industry-standard PV tools, such as Calibre
  • Scripting skills in at least one language (TCL, Python, Perl, or equivalent) for flow automation, debug, and data analysis
  • Ability to debug complex, cross-domain issues, reason about root cause (design vs flow vs tool), and drive issues to closure across teams
  • BS + 12 years / MS + 10 years of relevant experience
  • SVRF rule or deck development experience, including customization, enablement, or debug support
  • Experience with advanced verification checks, such as: PERC (including custom or CNOD-based checks)
  • ESD, EOS, level-shifter, and reliability-focused verification
  • Exposure to shift-left PV methodologies, TCIC flows, and early-stage verification strategies that improve convergence and reduce late-stage surprises
  • Prior experience contributing to or leading PV, methodology councils, or multi-project enablement efforts

Additional Information:

Job Posted:
March 01, 2026

Employment Type:
Fulltime
Work Type:
Hybrid work
Icon
Microsoft Corporation - All Job Offers
Job Link Share:
Copy Link Icon
Facebook Icon Twitter Icon LinkedIn Icon

Looking for more opportunities? Search for other job offers that match your skills and interests.

Briefcase Icon

Similar Jobs for Senior Physical Verification CAD Engineer

Senior HW Design Engineer

Hewlett Packard Enterprise is the global edge-to-cloud company advancing the way...
Location
Location
United States , Roseville
Salary
Salary:
115500.00 - 266000.00 USD / Year
https://www.hpe.com/ Logo
Hewlett Packard Enterprise
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • 10 to 15 yrs experience in the Architecture and Design of complex high speed (SERDES/Gbps) networking or server boards
  • Proficient in CAD tools for design, layout, and verification
  • Proficient in creating and using automation and scripting tools for day-to-day work
  • Knowledge of and skilled in using Signal Integrity principles and rules for high-speed physical design i.e. board material, stack up, trace geometry etc
  • Knowledge of and familiarity with Power Distribution Network
  • Knowledge of EMI/EMC design requirements and be able to debug such issues in the lab
  • Excellent debug and Design Verification skills
  • Must have shipped multiple Enterprise Class Switches, Routers, or Servers BSEE/MSEE from an accredited University
  • Excellent people and leadership skills that will garner support from various stake holders
  • Strong background in Ethernet protocol, high speed serial IO, Optical transceivers, Data Centre requirements and NEBS
Job Responsibility
Job Responsibility
  • Be able to take an architectural specification of a Networking Switch and translate it to electrical design specification with input from mechanical/thermal SI, and Power teams
  • Be able to work with a team and carve out designs for various members
  • Be able to work independently on a complex board design and solve complex issues
  • Be able to work with Supply Chain and manufacturing in securing appropriate components for the product
  • Be able to technically lead a team of several electrical engineers
  • Be able to interact and work with external vendors e.g. layout house, suppliers, etc
  • Excellent written and oral skills to communicate above, below and sideways with stake holders
What we offer
What we offer
  • Health & Wellbeing
  • Personal & Professional Development
  • Unconditional Inclusion
  • Fulltime
Read More
Arrow Right

Senior Physical Design Engineer

Microsoft Silicon, Cloud Hardware, and Infrastructure Engineering (SCHIE) is the...
Location
Location
United States , Raleigh
Salary
Salary:
119800.00 - 234700.00 USD / Year
https://www.microsoft.com/ Logo
Microsoft Corporation
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Doctorate in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 1+ year(s) technical engineering experience OR Master's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 4+ years technical engineering experience OR Bachelor's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 5+ years technical engineering experience OR equivalent experience
  • Ability to meet Microsoft, customer and/or government security screening requirements are required for this role. These requirements include, but are not limited to, the following specialized security screenings: Microsoft Cloud Background Check: This position will be required to pass the Microsoft Cloud background check upon hire/transfer and every two years thereafter
Job Responsibility
Job Responsibility
  • Responsible for Hierarchical Design Planning and partitioning strategies
  • Responsible for RTL to GDS implementation in Physical Design domain
  • Coordinate with CAD, RTL/Design teams/DFT, Architecture team, Power & Performance team, Technology team & other internal/external partners as essential
  • Help influence design tools, flows, and methodologies in construction, signoff, and optimization through a data-driven approach
  • Execute floor-planning and design planning activities to optimize timing-critical and large sub-chips for power, performance, and area (PPA)
  • Drive end-to-end execution from synthesis through place-and-route for large designs, ensuring completion of all signoff stages including timing, physical verification, EMIR, formal equivalence, and low-power verification
  • Develop guidelines, checklists, and best practices for top-level physical design
  • Make sound technical trade-offs between power, area, and timing to achieve optimal design outcomes
  • Foster collaboration across teams to deliver the best possible solutions, aligned with a One Microsoft mindset
  • Demonstrate technical expertise across various domains of Physical Design & Timing Signoff
  • Fulltime
Read More
Arrow Right

Senior CAD Architect

The role of Senior CAD Architect focuses on driving automation and efficiency ac...
Location
Location
India , Bangalore; Coimbatore
Salary
Salary:
Not provided
solitontech.com Logo
Soliton
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • 12+ years of experience in CAD/EDA development and support for analog, RF, and mixed-signal IC design
  • Expert-level proficiency in physical verification tools such as Calibre (DRC/LVS/PEX) and/or ICV/Pegasus, with strong hands-on skills in Virtuoso, SKILL, and OpenAccess
  • Proven experience in developing, maintaining, and owning PDKs and verification runsets for foundry sign-off across multiple process nodes and technologies
  • Solid understanding of EM simulation tools such as EMX, Momentum, and HFSS, including their integration into design and sign-off flows
  • Demonstrated success in delivering scalable, maintainable, and production-grade EDA automation frameworks that enhance design productivity and reliability
Job Responsibility
Job Responsibility
  • Architect, implement, and maintain comprehensive EDA workflows covering schematic capture, simulation automation (Virtuoso, Spectre/APS/SpectreRF, AMS Designer), and design verification
  • Develop and manage physical verification flows, including DRC, LVS, ERC, Antenna, and PEX, using industry-standard tools such as Calibre, ICV, and Pegasus
  • Automate and validate packaging interface workflows and data handoff processes to ensure seamless integration throughout the design lifecycle
  • Establish and maintain lab-to-simulation correlation pipelines to enable accurate post-silicon validation and performance matching
  • Customize and maintain foundry PDKs, multi-technology rule decks, and verification runsets across GaAs, SiGe, CMOS, BAW, and SAW process technologies
  • Implement domain-specific layout checks, including - RF: Symmetry, shielding, and path-length matching and Analog: Device matching, ratio checks, guard ring, and substrate tie rules
  • Integrate EM-aware parasitic extraction methodologies for GHz-class and precision analog designs to enhance simulation accuracy and design robustness
  • Automate simulation processes such as corner, Monte Carlo, noise, and linearity analyses to improve coverage, speed, and design quality
  • Develop dashboards and reporting tools to track sign-off status, verification coverage, and key performance indicators (KPIs)
  • Mentor and guide engineers in SKILL, Tcl, Python, and CAD methodologies to build strong in-house automation capabilities
What we offer
What we offer
  • Solitons choose their work hours as long as they take into account the requirements of the job
  • We take special care to support mothers to excel at work while they handle their responsibilities at home
  • Starting from your second year with us, you’ll be eligible to receive a share of the company’s profits
  • Health insurance for employees and families, gym and cycle allowance
  • We believe work flexibility is a huge factor to ensure you have the time you need to spend on your health
Read More
Arrow Right

Staff Engineer - Physical Design

Our Hardware Engineers at Synopsys are responsible for designing and developing ...
Location
Location
India , New Delhi
Salary
Salary:
Not provided
synopsys.com Logo
Synopsis Engineering
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • A minimum of 5+ years of related experience in ASIC Physical Design
  • Proficiency in state-of-the-art CAD tools such as DC, PT, ICC2/FC, and ICV
  • Experience with advanced technologies like FinFet
  • Strong problem-solving skills and the ability to autonomously resolve a wide range of issues
  • Excellent verbal and written communication skills
Job Responsibility
Job Responsibility
  • Implementing DDR and HBM PHYs for customer ASICs and SOCs in the DDR and HBM PHY Hardening service line
  • Performing synthesis, physical design, verification, design for test, and ATPG
  • Contributing as a senior member of a design team or as a project design engineer working with both internal and external design teams
  • Providing regular updates to the manager and front ending to customer on project progress
  • Representing the organization on business unit and/or company-wide projects
  • Guiding more junior peers with aspects of their job and frequently networking with senior internal and external personnel in your area of expertise
What we offer
What we offer
  • Comprehensive medical and healthcare plans that work for you and your family
  • In addition to company holidays, we have ETO and FTO Programs
  • Maternity and paternity leave, parenting resources, adoption and surrogacy assistance, and more
  • Purchase Synopsys common stock at a 15% discount, with a 24 month look-back
  • Save for your future with our retirement plans that vary by region and country
  • Competitive salaries
  • Fulltime
Read More
Arrow Right

Senior Manager - ASIC Development Engineering

We are seeking a highly skilled and experienced DFT Engineer to join our dynamic...
Location
Location
India , Bengaluru
Salary
Salary:
Not provided
sandisk.com Logo
Sandisk
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • B.Tech / M.Tech / Phd in Electronics, Computer science or Electrical Engineering
  • Minimum 14+ years of experience in DFT
  • Strong understanding of DFT Architecture
  • Extensive experience in SoC DFT architecture, DFT IP development and DFT methodology
  • Proven track record of driving DFT architecture in complex ASIC designs
  • Work independently on multiple complex DFT problems across different projects
  • Proficiency in ASIC DFT Implementation tools, simulation methodologies, and hardware description languages (HDLs)
  • Proficiency in SCAN, MBIST implementation
  • Solid understanding of JTAG & BSDL standards
  • Good understanding on Test clocking requirements, Test mode timing closure
Job Responsibility
Job Responsibility
  • DFT Architecture definitions for SoC development
  • Leading complex activities and providing solutions for complex DFT problems
  • Collaborate with cross-functional teams to define and refine SoC DFT requirements, ensuring alignment with industry standards and customer needs
  • Working closely with the Design, Verification, Physical Design & Test Engineering teams while guiding them on the test requirements and methodologies
  • Work closely with the Product Engineering team and understand the test requirements, get involved in complex silicon debugs
  • Evaluate all aspects of the SoC DFT flow from requirements, through detailed definitions, and work closely with the CAD to continuously improve the DFT methodology
  • Fulltime
Read More
Arrow Right

Senior Manager - ASIC Development Engineering

We are seeking a highly skilled and experienced DFT Engineer to join our dynamic...
Location
Location
India , Bengaluru
Salary
Salary:
Not provided
sandisk.com Logo
Sandisk
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • B.Tech / M.Tech / Phd in Electronics, Computer science or Electrical Engineering
  • Minimum 14+ years of experience in DFT
  • Strong understanding of DFT Architecture
  • Extensive experience in SoC DFT architecture, DFT IP development and DFT methodology
  • Proven track record of driving DFT architecture in complex ASIC designs
  • Work independently on multiple complex DFT problems across different projects
  • Proficiency in ASIC DFT Implementation tools, simulation methodologies, and hardware description languages (HDLs)
  • Proficiency in SCAN, MBIST implementation
  • Solid understanding of JTAG & BSDL standards
  • Good understanding on Test clocking requirements, Test mode timing closure
Job Responsibility
Job Responsibility
  • DFT Architecture definitions for SoC development
  • Leading complex activities and providing solutions for complex DFT problems
  • Collaborate with cross-functional teams to define and refine SoC DFT requirements, ensuring alignment with industry standards and customer needs
  • Working closely with the Design, Verification, Physical Design & Test Engineering teams while guiding them on the test requirements and methodologies
  • Work closely with the Product Engineering team and understand the test requirements, get involved in complex silicon debugs
  • Evaluate all aspects of the SoC DFT flow from requirements, through detailed definitions, and work closely with the CAD to continuously improve the DFT methodology
  • Fulltime
Read More
Arrow Right

Senior Manager - ASIC Development Engineering (DFT,MBIST,SCAN)

We are seeking a highly skilled and experienced DFT Engineer to join our dynamic...
Location
Location
India , Bengaluru
Salary
Salary:
Not provided
sandisk.com Logo
Sandisk
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • B.Tech / M.Tech / Phd in Electronics, Computer science or Electrical Engineering
  • Minimum 14+ years of experience in DFT
  • Strong understanding of DFT Architecture
  • Extensive experience in SoC DFT architecture, DFT IP development and DFT methodology
  • Proven track record of driving DFT architecture in complex ASIC designs
  • Work independently on multiple complex DFT problems across different projects
  • Proficiency in ASIC DFT Implementation tools, simulation methodologies, and hardware description languages (HDLs)
  • Proficiency in SCAN, MBIST implementation
  • Solid understanding of JTAG & BSDL standards
  • Good understanding on Test clocking requirements, Test mode timing closure
Job Responsibility
Job Responsibility
  • DFT Architecture definitions for SoC development
  • Leading complex activities and providing solutions for complex DFT problems
  • Collaborate with cross-functional teams to define and refine SoC DFT requirements, ensuring alignment with industry standards and customer needs
  • Working closely with the Design, Verification, Physical Design & Test Engineering teams while guiding them on the test requirements and methodologies
  • Work closely with the Product Engineering team and understand the test requirements, get involved in complex silicon debugs
  • Evaluate all aspects of the SoC DFT flow from requirements, through detailed definitions, and work closely with the CAD to continuously improve the DFT methodology
  • Fulltime
Read More
Arrow Right

Senior Structural Analysis Engineer

You will be responsible for the structural analysis of entire assemblies belongi...
Location
Location
Germany , Ottobrunn
Salary
Salary:
Not provided
isaraerospace.com Logo
Isar Aerospace
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Degree in the field of Engineering, Aerospace, Mechanical or (Computational) Mechanics, or any other related field
  • At least 8 years of experience in analysing aerospace structures
  • Profound knowledge in classical hand-calculations and advanced FE Modelling of aerospace structures (Hypermesh, Optistruct etc)
  • High degree of independence and confidence in assessing and trading design risks
  • Strong engineering intuition with regards to load paths and failure mechanisms
  • Holistic perspective on development of structures
  • Fluent English
Job Responsibility
Job Responsibility
  • Perform detailed stress analysis of aerospace structures and components using both classical hand calculations and advanced finite element methods (FEM), mostly of CFRP structures
  • Identify failure scenarios and collaborate with design engineers to review and optimize structural designs
  • Analise and provide possible solutions to manufacturing non-conformities
  • Develop test plans and support physical testing of components to verify sizing assumptions and qualify hardware
  • Prepare comprehensive stress analysis reports and documentation for internal/external use
  • Improve our standards and toolchain for structural verification
  • Be familiar with classical design standards and have experience in the use of CAD software
  • Provide technical mentorship and guidance to junior engineers within the team
What we offer
What we offer
  • Employee Participation Program: Share in our success through our virtual company share program
  • 30 days of vacation: Enjoy the days off to relax and recharge
  • Company pension plan: Secure your future with our company pension plan, featuring a 20% employer contribution after the probation period
  • Subsidised lunch: Stay energised with delicious, subsidised lunches every day
  • Public transport ticket: Commute with ease using a fully financed Deutschlandticket
  • Sport Clubs membership: Stay fit with our sponsored sports club memberships (EGYM Wellpass)
  • Individual learning allowance: Grow your skills with an individual learning budget granted after the probation period
  • Childcare allowance: Receive a childcare allowance for your non-school-age children
Read More
Arrow Right
Jobs by Category
Art and Entertainment Jobs Banking Jobs Call Center Jobs Construction Jobs Consulting Jobs Customer Service Jobs Education Jobs Energy Jobs Finance Jobs Gastronomy Jobs Health and Beauty Jobs Hospitality and Tourism Jobs Human Resources Jobs Insurance Jobs IT - Administration Jobs IT - Software Development Jobs Legal Jobs Logistics Jobs Manufacturing Jobs Marketing, Digital Marketing, SEO, SEM Jobs Media Jobs Nursing Jobs Office Administration Jobs Pharmacy Jobs Physical Work Jobs Public Relations Jobs Public Sector Jobs Purchasing Jobs Quality Control Jobs Real Estate Jobs Research and Development Jobs Sales Jobs
Job Positions Jobs by Country
United States Jobs United Kingdom Jobs India Jobs Canada Jobs Australia Jobs Germany Jobs Ireland Jobs Poland Jobs
Company
Blog About Us Contact
Follow Us
Facebook
X (Twitter)
LinkedIn
Instagram
CrawlJobs Group
ITFlashcards AllDevBlogs
© 2026 CrawlJobs Ltd. All Rights Reserved
Terms & Conditions Privacy Policy