CrawlJobs Logo
Microsoft Corporation Logo Microsoft Corporation · IT - Software Development

Senior Physical Verification CAD Engineer

United States, Mountain View 119800.00 - 234700.00 USD / Year · Job Posted March 01, 2026
Apply Position
Job Link Share

Job Description

Do you have a passion for advanced silicon signoff and physical verification at leading-edge technology nodes? You will be part of a team responsible for driving state-of-the-art Physical Verification CAD solutions for Microsoft’s silicon design teams. In this role, you will foster the enablement and support of advanced-node DRC, LVS, Antenna, and ESD signoff flows, working closely with EDA vendors, and internal design teams. You will own PV signoff methodology end to end, identify gaps, and drive scalable, production-ready solutions across multiple silicon programs. We are committed to a diverse and inclusive workspace and strongly encourage applicants from all backgrounds and walks of life. Difference makes us better.

Job Responsibility

  • Develop, maintain, and support Physical Verification (PV) flows across all Silicon projects, spanning early design (shift-left) through final signoff, including DRC, LVS, ERC, antenna, and advanced checks
  • Own PV methodology, including guidelines, checklists, milestone definitions, and waiver strategies, ensuring consistent and predictable execution across programs and nodes
  • Partner closely with Physical Design teams to: Enable early PV runs
  • Debug complex DRC/LVS/ERC/PERC issues
  • Identify systemic design or flow gaps and drive fixes to closure
  • Lead resolution of PV-related flow and design issues, including tool stability, runtime scalability, deck integration, waiver correctness, and cross-tool debug
  • Drive cross-functional alignment with CAD, Technology, and external EDA partners (e.g.,Siemens, Synopsys) to communicate PV requirements, influence roadmap priorities, and unblock execution at critical project milestones
  • Support PDK and node enablement activities, ensuring PV flows are validated, production-ready, and aligned with foundry decks and internal signoff criteria across multiple technology variants
  • Contribute to PV activities, including training material, documentation, onboarding labs, and continuous improvement of automation and debug infrastructure

Requirements

  • Doctorate in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 1+ year(s) technical engineering experience
  • OR Master's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 4+ years technical engineering experience
  • OR Bachelor's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 5+ years technical engineering experience
  • OR equivalent experience
  • Ability to meet Microsoft, customer and/or government security screening requirements are required for this role
  • These requirements include but are not limited to the following specialized security screenings: Microsoft Cloud Background Check: This position will be required to pass the Microsoft Cloud Background Check upon hire/transfer and every two years thereafter

Nice to have

  • Experience with industry-standard PV tools, such as Calibre
  • Scripting skills in at least one language (TCL, Python, Perl, or equivalent) for flow automation, debug, and data analysis
  • Ability to debug complex, cross-domain issues, reason about root cause (design vs flow vs tool), and drive issues to closure across teams
  • BS + 12 years / MS + 10 years of relevant experience
  • SVRF rule or deck development experience, including customization, enablement, or debug support
  • Experience with advanced verification checks, such as: PERC (including custom or CNOD-based checks)
  • ESD, EOS, level-shifter, and reliability-focused verification
  • Exposure to shift-left PV methodologies, TCIC flows, and early-stage verification strategies that improve convergence and reduce late-stage surprises
  • Prior experience contributing to or leading PV, methodology councils, or multi-project enablement efforts
Microsoft Corporation - All Job Offers

Looking for more opportunities?

Search for other job offers that match your skills and interests.

Suggested Tags: Frontend Developer Secretary Talent Manager Salesforce Administrator Data Analyst
Similar Jobs for

Senior Physical Verification CAD Engineer

8 matching positions

Senior Physical Design Engineer

Microsoft Silicon, Cloud Hardware, and Infrastructure Engineering (SCHIE) is the...
Location
Location
United States , Raleigh
Salary
Salary:
119800.00 - 234700.00 USD / Year
https://www.microsoft.com/ Logo
Microsoft Corporation
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Doctorate in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 1+ year(s) technical engineering experience OR Master's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 4+ years technical engineering experience OR Bachelor's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 5+ years technical engineering experience OR equivalent experience.
  • Ability to meet Microsoft, customer and/or government security screening requirements are required for this role.
  • This role will require access to information that is controlled for export under export control regulations.
  • As a condition of employment, the successful candidate will be required to provide either proof of their country of citizenship or proof of their US. residency or other protected status.
  • To meet this legal requirement, and as a condition of employment, the successful candidate’s citizenship will be verified with a valid passport.
Job Responsibility
Job Responsibility
  • Experience and knowledge on Synthesis, RTL / DFT feedback , Timing Constraints.
  • Responsible for RTL to GDS implementation in Physical Design domain for production flagship projects.
  • Coordinate with CAD, RTL/Design teams/DFT, Architecture team, Power & Performance team, Technology team & other internal/external partners.
  • Influence design tools, flows, and methodologies in construction, signoff, and optimization through a data-driven approach.
  • Demonstrate technical expertise across various domains of Physical Design & Timing Signoff.
  • Lead and manage floor-planning and design planning activities to optimize timing-critical and large sub-chips for power, performance, and area (PPA).
  • Drive end-to-end execution from synthesis through place-and-route for block execution, ensuring completion of all signoff stages including timing, physical verification, EMIR, formal equivalence, and low-power verification.
  • Make sound technical trade-offs between power, area, and timing to achieve optimal design outcomes.
  • Foster collaboration across teams to deliver solutions, aligned with a One Microsoft mindset.
  • Clear communications on project status & planning.
  • Fulltime
Read More
Arrow Right

Senior Physical Design Engineer

Microsoft Silicon, Cloud Hardware, and Infrastructure Engineering (SCHIE) is the...
Location
Location
United States , Raleigh
Salary
Salary:
119800.00 - 234700.00 USD / Year
https://www.microsoft.com/ Logo
Microsoft Corporation
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Doctorate in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 1+ year(s) technical engineering experience OR Master's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 4+ years technical engineering experience OR Bachelor's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 5+ years technical engineering experience OR equivalent experience
  • Ability to meet Microsoft, customer and/or government security screening requirements are required for this role. These requirements include, but are not limited to, the following specialized security screenings: Microsoft Cloud Background Check: This position will be required to pass the Microsoft Cloud background check upon hire/transfer and every two years thereafter
Job Responsibility
Job Responsibility
  • Responsible for Hierarchical Design Planning and partitioning strategies
  • Responsible for RTL to GDS implementation in Physical Design domain
  • Coordinate with CAD, RTL/Design teams/DFT, Architecture team, Power & Performance team, Technology team & other internal/external partners as essential
  • Help influence design tools, flows, and methodologies in construction, signoff, and optimization through a data-driven approach
  • Execute floor-planning and design planning activities to optimize timing-critical and large sub-chips for power, performance, and area (PPA)
  • Drive end-to-end execution from synthesis through place-and-route for large designs, ensuring completion of all signoff stages including timing, physical verification, EMIR, formal equivalence, and low-power verification
  • Develop guidelines, checklists, and best practices for top-level physical design
  • Make sound technical trade-offs between power, area, and timing to achieve optimal design outcomes
  • Foster collaboration across teams to deliver the best possible solutions, aligned with a One Microsoft mindset
  • Demonstrate technical expertise across various domains of Physical Design & Timing Signoff
  • Fulltime
Read More
Arrow Right

Staff Engineer - Physical Design

Our Hardware Engineers at Synopsys are responsible for designing and developing ...
Location
Location
India , New Delhi
Salary
Salary:
Not provided
synopsys.com Logo
Synopsis Engineering
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • A minimum of 5+ years of related experience in ASIC Physical Design
  • Proficiency in state-of-the-art CAD tools such as DC, PT, ICC2/FC, and ICV
  • Experience with advanced technologies like FinFet
  • Strong problem-solving skills and the ability to autonomously resolve a wide range of issues
  • Excellent verbal and written communication skills
Job Responsibility
Job Responsibility
  • Implementing DDR and HBM PHYs for customer ASICs and SOCs in the DDR and HBM PHY Hardening service line
  • Performing synthesis, physical design, verification, design for test, and ATPG
  • Contributing as a senior member of a design team or as a project design engineer working with both internal and external design teams
  • Providing regular updates to the manager and front ending to customer on project progress
  • Representing the organization on business unit and/or company-wide projects
  • Guiding more junior peers with aspects of their job and frequently networking with senior internal and external personnel in your area of expertise
What we offer
What we offer
  • Comprehensive medical and healthcare plans that work for you and your family
  • In addition to company holidays, we have ETO and FTO Programs
  • Maternity and paternity leave, parenting resources, adoption and surrogacy assistance, and more
  • Purchase Synopsys common stock at a 15% discount, with a 24 month look-back
  • Save for your future with our retirement plans that vary by region and country
  • Competitive salaries
  • Fulltime
Read More
Arrow Right

Senior PCB Design Engineer

The Teradyne NBU PCB Design Engineering team is seeking a highly motivated, ener...
Location
Location
Philippines , Lapu-Lapu City
Salary
Salary:
Not provided
teradyne.com Logo
Teradyne
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelor of Science in Electrical Engineering or equivalent
  • Minimum of 7 years of experience in PCB layout and automated test systems
  • Proficiency with Microsoft Office, Adobe Acrobat, AutoCAD, and Cadence PCB design tools
  • Extensive hands-on experience using Cadence Allegro tools, including: Allegro PCB Editor (17.2, 23.1)
  • OrCAD Capture
  • Experience with Gerber and ODB++ verification and review tools for pre-fabrication checks (e.g., ViewMate, Valor)
  • Strong experience with high-speed PCB design, including: Controlled impedance routing
  • Differential pair routing
  • Length matching and timing constraints
  • Controlled-impedance stack-up creation
Job Responsibility
Job Responsibility
  • Create schematics based on customer-defined and system-level specifications
  • Develop component logical symbols and PCB footprints
  • Set up Constraint Manager electrical, physical, and DFM design rules
  • Perform routing assessments and project feasibility studies
  • Define assembly specifications and documentation
  • Create assembly and test packages for manufacturing
  • Execute complete PCB design activities from data entry through fabrication file generation
  • Generate cost estimates to enable marketing quotations
  • Attend product development meetings and critical kick-off meetings for initial product launches
  • Use Teamcenter to generate and manage: Part numbers, Bills of materials (BOMs), Engineering Change Notices (ECNs)
  • Fulltime
Read More
Arrow Right

Senior Mechanical Systems Engineer

Microsoft Quantum is developing next-generation quantum hardware systems. We are...
Location
Location
Denmark , Kongens Lyngby
Salary
Salary:
Not provided
https://www.microsoft.com/ Logo
Microsoft Corporation
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelor's Degree in Electrical Engineering, Computer Engineering, Mechanical Engineering, or related field AND demonstrated technical engineering experience
  • OR Master's Degree in Electrical Engineering, Computer Engineering, Mechanical Engineering, or related field AND proven technical engineering experience
  • OR equivalent experience
  • Strong experience in industrial mechanical design and build of custom equipment
  • Proven hands-on experience with assembly, integration, and debugging of physical systems
  • Experience with precision machinery, automation systems, or complex mechanical equipment
  • Solid CAD skills (e.g., SolidWorks or similar)
  • Ability to operate across the full development lifecycle, not only design
  • Ability to meet Microsoft, customer and/or government security screening requirements
  • Microsoft Cloud Background Check
Job Responsibility
Job Responsibility
  • Own development of custom mechanical and electromechanical systems end-to-end, from concept through deployment
  • Define system requirements, architecture, and design approaches aligned with functional and operational needs
  • Design precision mechanisms, motion systems, and assemblies using CAD tools and engineering analysis methods
  • Perform structural and thermal assessments where required to support design decisions
  • Assemble, integrate, test, and debug mechanical systems hands-on, driving systems to stable and reliable operation
  • Iterate designs based on test results and operational feedback to improve performance, robustness, and usability
  • Specify, source, and integrate components and subsystems, collaborating with suppliers where necessary
  • Work across a range of system scales including mechanisms, subsystems, and larger integrated equipment
  • Generate documentation including drawings, design specifications, and test plans to support system development and reuse
  • Embody our culture and values
  • Fulltime
Read More
Arrow Right

Senior Structural Analysis Engineer

You will be responsible for the structural analysis of entire assemblies belongi...
Location
Location
Germany , Ottobrunn
Salary
Salary:
Not provided
isaraerospace.com Logo
Isar Aerospace
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Degree in the field of Engineering, Aerospace, Mechanical or (Computational) Mechanics, or any other related field
  • At least 8 years of experience in analysing aerospace structures
  • Profound knowledge in classical hand-calculations and advanced FE Modelling of aerospace structures (Hypermesh, Optistruct etc)
  • High degree of independence and confidence in assessing and trading design risks
  • Strong engineering intuition with regards to load paths and failure mechanisms
  • Holistic perspective on development of structures
  • Fluent English
Job Responsibility
Job Responsibility
  • Perform detailed stress analysis of aerospace structures and components using both classical hand calculations and advanced finite element methods (FEM), mostly of CFRP structures
  • Identify failure scenarios and collaborate with design engineers to review and optimize structural designs
  • Analise and provide possible solutions to manufacturing non-conformities
  • Develop test plans and support physical testing of components to verify sizing assumptions and qualify hardware
  • Prepare comprehensive stress analysis reports and documentation for internal/external use
  • Improve our standards and toolchain for structural verification
  • Be familiar with classical design standards and have experience in the use of CAD software
  • Provide technical mentorship and guidance to junior engineers within the team
What we offer
What we offer
  • Employee Participation Program: Share in our success through our virtual company share program
  • 30 days of vacation: Enjoy the days off to relax and recharge
  • Company pension plan: Secure your future with our company pension plan, featuring a 20% employer contribution after the probation period
  • Subsidised lunch: Stay energised with delicious, subsidised lunches every day
  • Public transport ticket: Commute with ease using a fully financed Deutschlandticket
  • Sport Clubs membership: Stay fit with our sponsored sports club memberships (EGYM Wellpass)
  • Individual learning allowance: Grow your skills with an individual learning budget granted after the probation period
  • Childcare allowance: Receive a childcare allowance for your non-school-age children
Read More
Arrow Right

Senior Manager - ASIC Development Engineering

We are seeking a highly skilled and experienced DFT Engineer to join our dynamic...
Location
Location
India , Bengaluru
Salary
Salary:
Not provided
sandisk.com Logo
Sandisk
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • B.Tech / M.Tech / Phd in Electronics, Computer science or Electrical Engineering
  • Minimum 14+ years of experience in DFT
  • Strong understanding of DFT Architecture
  • Extensive experience in SoC DFT architecture, DFT IP development and DFT methodology
  • Proven track record of driving DFT architecture in complex ASIC designs
  • Work independently on multiple complex DFT problems across different projects
  • Proficiency in ASIC DFT Implementation tools, simulation methodologies, and hardware description languages (HDLs)
  • Proficiency in SCAN, MBIST implementation
  • Solid understanding of JTAG & BSDL standards
  • Good understanding on Test clocking requirements, Test mode timing closure
Job Responsibility
Job Responsibility
  • DFT Architecture definitions for SoC development
  • Leading complex activities and providing solutions for complex DFT problems
  • Collaborate with cross-functional teams to define and refine SoC DFT requirements, ensuring alignment with industry standards and customer needs
  • Working closely with the Design, Verification, Physical Design & Test Engineering teams while guiding them on the test requirements and methodologies
  • Work closely with the Product Engineering team and understand the test requirements, get involved in complex silicon debugs
  • Evaluate all aspects of the SoC DFT flow from requirements, through detailed definitions, and work closely with the CAD to continuously improve the DFT methodology
  • Fulltime
Read More
Arrow Right

Senior Manager - ASIC Development Engineering

We are seeking a highly skilled and experienced DFT Engineer to join our dynamic...
Location
Location
India , Bengaluru
Salary
Salary:
Not provided
sandisk.com Logo
Sandisk
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • B.Tech / M.Tech / Phd in Electronics, Computer science or Electrical Engineering
  • Minimum 14+ years of experience in DFT
  • Strong understanding of DFT Architecture
  • Extensive experience in SoC DFT architecture, DFT IP development and DFT methodology
  • Proven track record of driving DFT architecture in complex ASIC designs
  • Work independently on multiple complex DFT problems across different projects
  • Proficiency in ASIC DFT Implementation tools, simulation methodologies, and hardware description languages (HDLs)
  • Proficiency in SCAN, MBIST implementation
  • Solid understanding of JTAG & BSDL standards
  • Good understanding on Test clocking requirements, Test mode timing closure
Job Responsibility
Job Responsibility
  • DFT Architecture definitions for SoC development
  • Leading complex activities and providing solutions for complex DFT problems
  • Collaborate with cross-functional teams to define and refine SoC DFT requirements, ensuring alignment with industry standards and customer needs
  • Working closely with the Design, Verification, Physical Design & Test Engineering teams while guiding them on the test requirements and methodologies
  • Work closely with the Product Engineering team and understand the test requirements, get involved in complex silicon debugs
  • Evaluate all aspects of the SoC DFT flow from requirements, through detailed definitions, and work closely with the CAD to continuously improve the DFT methodology
  • Fulltime
Read More
Arrow Right