Senior Physical Design Engineer Job at Microsoft Corporation (Raleigh)

Senior Physical Design Engineer

Microsoft Corporation

Location:
United States , Raleigh

Category:
IT - Software Development

Contract Type:
Not provided

Salary:

119800.00 - 234700.00 USD / Year

Save Job

Apply Position

Job Description:

Microsoft Silicon, Cloud Hardware, and Infrastructure Engineering (SCHIE) is the team behind Microsoft’s expanding Cloud Infrastructure and responsible for powering Microsoft’s “Intelligent Cloud” mission. SCHIE delivers the core infrastructure and foundational technologies for Microsoft's over 200 online businesses including Bing, MSN, Office 365, Xbox Live, Teams, OneDrive, and the Microsoft Azure platform globally with our server and data center infrastructure, security and compliance, operations, globalization, and manageability solutions. Our focus is on smart growth, high efficiency, and delivering a trusted experience to customers and partners worldwide and we are looking for passionate engineers to help achieve that mission. The Compute Silicon & Manufacturing Engineering (CSME) organization within SCHIE is responsible for design, development, manufacturing and packaging of Microsoft's state-of-the-art computer chips, notably the Azure Cobalt. Our solutions provide sustainable strategic advantage to Microsoft and enable our customers to achieve more. As Microsoft's cloud business continues to grow the ability to deploy new offerings and hardware infrastructure on time, in high volume with high quality and lowest cost is of paramount importance. To achieve this goal, Microsoft’s Compute Silicon & Manufacturing Engineering team is instrumental in defining and delivering operational measures of success for hardware manufacturing, improving the planning process, quality, delivery, scale and sustainability related to Microsoft cloud hardware. We are looking for seasoned engineers with a dedicated passion for customer focused solutions, insight and industry knowledge to envision and implement future technical solutions that will manage and optimize the Cloud infrastructure. We are looking for a Senior Physical Design Engineer to join the team.

Job Responsibility:

Responsible for Hierarchical Design Planning and partitioning strategies
Responsible for RTL to GDS implementation in Physical Design domain
Coordinate with CAD, RTL/Design teams/DFT, Architecture team, Power & Performance team, Technology team & other internal/external partners as essential
Help influence design tools, flows, and methodologies in construction, signoff, and optimization through a data-driven approach
Execute floor-planning and design planning activities to optimize timing-critical and large sub-chips for power, performance, and area (PPA)
Drive end-to-end execution from synthesis through place-and-route for large designs, ensuring completion of all signoff stages including timing, physical verification, EMIR, formal equivalence, and low-power verification
Develop guidelines, checklists, and best practices for top-level physical design
Make sound technical trade-offs between power, area, and timing to achieve optimal design outcomes
Foster collaboration across teams to deliver the best possible solutions, aligned with a One Microsoft mindset
Demonstrate technical expertise across various domains of Physical Design & Timing Signoff
Clear communications on project status & planning
Demonstrate Microsoft core values: Customer Focus, Adaptability, Collaboration, Growth Mindset, Drive for Results, Influence for Impact, Judgement, and Diversity & Inclusion

Requirements:

Doctorate in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 1+ year(s) technical engineering experience OR Master's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 4+ years technical engineering experience OR Bachelor's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 5+ years technical engineering experience OR equivalent experience
Ability to meet Microsoft, customer and/or government security screening requirements are required for this role. These requirements include, but are not limited to, the following specialized security screenings: Microsoft Cloud Background Check: This position will be required to pass the Microsoft Cloud background check upon hire/transfer and every two years thereafter

Nice to have:

BS/MS in Electrical or Computer Engineering or any related degree
Preferred 8+ years of experience in semiconductor design
Great communication, collaboration and teamwork skills and ability to contribute to diverse and inclusive teams
Proven track record in Physical Design domain implementing designs through synthesis, floorplanning, place and route, extraction, timing, and physical verification
Experience in hierarchical design work, Design Planning and integration with multiple production tape-outs using advanced foundry process nodes
Demonstrate technical expertise in all aspects of Physical Design, from synthesis to place and route of partitions through all signoff including timing signoff, physical verification, EMIR signoff, Formal Equivalence, and Low Power Verification
Own complete PD execution of Critical blocks/Partitions/Sub-systems/Sub-chips instantiating/integrating multiple other Physical partitions. Be fully hands-on in your individual ownerships as individual contributor and collaborate cross-team as required
Proficient in integration activities and design planning (DP) methodology with hands-on experience
Good understanding of timing constraints (functional & DFT), static timing analysis (STA), and timing-power optimization
Thorough understanding of SOC or subsystem design trade-offs across power, performance, and area (PPA)
Hands-on experience with clock tree synthesis (CTS) and global clock distribution in complex multi-voltage, multi-clock, multi-domain, and low-power designs
Partner closely with PD flow/CAD team and PD methodology team to flag & fix PD TFM issues upfront and ensure those are fixed in the next PD TFM release from CAD or are updated in the design project layer (as appropriate)
Skilled in industry-standard EDA tools (Synopsys or Cadence)
Mentor junior engineers on technical aspects
Advanced proficiency in Engineering Change Order (ECO) implementation for power and timing convergence, with solid knowledge of functional and DFT ECO closure methodologies
Demonstrated ownership of deliverables and strong cross-functional teamwork
Proven track record in mentoring, influencing teams, and driving alignment through clear and effective communication
Strong analytical and problem-solving skills, complemented by advanced scripting capabilities in Perl, TCL, and Python

Additional Information:

Job Posted:
January 30, 2026

Employment Type:

Fulltime

Work Type:

Hybrid work

Microsoft Corporation - All Job Offers

Job Link Share: