CrawlJobs Logo
Microsoft Corporation Logo Microsoft Corporation · IT - Software Development

Senior IC Packaging Engineer

United States, Hillsboro 119800.00 - 234700.00 USD / Year · Job Posted March 01, 2026
Apply Position
Job Link Share

Job Description

The Senior IC Package Engineer will be responsible for providing expertise, insight, and support to the Silicon device development team through the entire life cycle of the product. In this role, you will be responsible for supporting the design and implementation of new custom Silicon devices, evaluation and recommendation of new packaging technology, Substrate design support, device/package qualification, supplier assessment, manufacturing bring up, and driving quality/reliability in development and production.

Job Responsibility

  • Work with product architects to determine the optimal packaging solution
  • Drive package technology solutions for chiplet architecture with advanced packaging.
  • Drive supplier assessments and manage suppliers through definition, development, qualification and production.
  • Develop and deliver FMEA (Failure Mode and Effects Analysis) for various technology options.
  • Define, design and develop test vehicles to validate Silicon, Package, System performance.
  • Support substrate design working with suppliers and internal teams
  • Assess and characterize the reliability of Integrated Circuits (IC) packages.
  • Design and develop package and assembly drawings to support the manufacturing.
  • Work closely with silicon and platform architects, motherboard and package designers, thermal architects and engineers, and power and performance engineers.
  • Drives the execution of architecture solutions across product lines or multiple product groups and across teams that account for design trends and future concepts by leveraging cross- functional expertise, industry best practices, and lessons learned from teams working across multiple product lines.
  • Drives engineering system design decisions that require collaboration between internal and external stakeholders to account for platform-specific technology decisions and develop system models based on current and anticipated feature/design needs and trade-offs.

Requirements

  • Doctorate in Electrical Engineering, Computer Engineering, Computer Science, Physics, Chemistry or related field AND 1+ year(s) technical engineering experience OR Master's Degree in Electrical Engineering, Computer Engineering, Computer Science, Physics, Chemistry or related field AND 4+ years technical engineering experience OR Bachelor's Degree in Electrical Engineering, Computer Engineering, Computer Science, Physics, Chemistry or related field AND 5+ years technical engineering experience OR equivalent experience.
  • Ability to meet Microsoft, customer and/or government security screening requirements are required for this role.
  • This role will require access to information that is controlled for export under export control regulations.
  • As a condition of employment, the successful candidate will be required to provide either proof of their country of citizenship or proof of their US. residency or other protected status.

Nice to have

  • Doctorate in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 3+ years technical engineering experience OR Master's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 6+ years technical engineering experience OR Bachelor's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 8+ years technical engineering experience OR equivalent experience.
  • Master’s Degree with 10 years experience in semiconductor package product development
  • 5+ years hands-on experience in Semiconductor Package development, manufacturing, supplier management or quality management
  • Specific experience with Advanced Semiconductor Package technologies (e.g. BGA/2.5D/3D)
  • Foundation in advanced packaging technologies, manufacturing and supplier management
  • Experience with OSAT, Supplier & Foundry technologies.
  • Experience in physical failure analysis
  • Experience in subcontract supplier management.
  • Strong verbal and written communication.
  • Record of success in cross-functional team environment
Microsoft Corporation - All Job Offers

Looking for more opportunities?

Search for other job offers that match your skills and interests.

Suggested Tags: Frontend Developer Secretary Talent Manager Salesforce Administrator Data Analyst
Similar Jobs for

Senior IC Packaging Engineer

8 matching positions

Senior Engineer, Packaging Engineering

Sandisk understands how people and businesses consume data and we relentlessly i...
Location
Location
Malaysia , Batu Kawan, Penang
Salary
Salary:
Not provided
sandisk.com Logo
Sandisk
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelor/Master/PhD engineering/material/science required
  • Minimum 5 years of relevant work experience (minimum 2 years for PhD)
  • Relevant work experience must be in engineering role within semiconductor industry
  • Academic studies must be in applicable field of engineering/science and demonstrate an academic record of excellence
  • Demonstrated track record to pathfinding and development new SMT material such as paste and epoxy with vendors and utilizing test methodology to qualify new material in factory
  • Demonstrated track record to rapidly analyze and solve complex engineering issues by pursuing a focused solution path with a clear understanding of technical fundamental on root causing thru failure analysis report (EDX/FTIR etc), simulation report, mechanical (shadow moire) analysis report, or any relevant metrology data collection
  • Demonstrated track record working hands-on around technical equipment and processes (including metrology and semiconductor failure analysis techniques)
  • Proficient in statistical analysis towards problem solving and the use of Minitab or JMP and Excel
  • Demonstrated track record to summarize complex data sets for technical and non-technical audiences
  • elegant in DOE design and execution
Job Responsibility
Job Responsibility
  • Defines IC package/SMT/SSD drive requirements, goals, and milestones for all SSD product groups and customer requirements
  • Develops SSD assembly and IC packaging material and processes to meet quality, reliability, cost, yield, productivity and manufacturing requirements
  • Develops new package and SMT process qualification programs
  • Prepares and/or updates specifications for piece parts of integrated circuits or semiconductor assemblies
  • Plans and conducts experiments to fully characterize material and processes throughout pathfinding to development to ramp
  • Develops solutions to improve quality, reliability, cost, yield, process stability/capability, productivity, and safety utilizing formal education, experience, statistical knowledge, and problem-solving tools
  • Establishes process control systems
  • Transfers process to high volume manufacturing and provide support in new factory start-up
  • Acts as a liaison with suppliers/vendors
  • Maintains product quality while developing and introducing package cost reduction programs
  • Fulltime
Read More
Arrow Right

Senior Digital IC Design Engineer

SCALINX’s design team is seeking a dynamic and experienced digital designer who ...
Location
Location
France , Paris; Caen; Grenoble
Salary
Salary:
Not provided
scalinx.com Logo
SCALINX
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • MSc or PhD in Electrical Engineering or equivalent
  • Very good understanding of the entire digital IC design flow from RTL to GDSII
  • Strong expertise in digital electronics and signal processing
  • Proven experience in digital IC projects and technical leadership roles
  • Strong experience with ARM or RISC-V based SoC platform design
  • Solid experience with high-speed serial interfaces (JESD204, Ethernet, PCIe…)
  • Expertise in digital hardware description languages (VHDL or Verilog) and SystemVerilog
  • Experience with Cadence, Synopsys or Siemens RTL design flow
  • Proven experience with GIT and Linux systems
  • Skilled in scripting languages (Python, TCL, Perl)
Job Responsibility
Job Responsibility
  • Design of complex RTL blocks based on micro-architecture specifications
  • Top level integration of various RTL blocks and complex IPs
  • Execute complete LINT/CDC/RDC checks
  • Write SDC constraints to run logical synthesis
  • Write detailed design documentation in accordance with company QA policy
  • Generates KPI and report progress to the Program Manager
  • Timely deliver state-of-the-art RTL package to Digital Verification, DFT and Back-End teams
  • Lead and support digital design work-packages from RTL to netlist
  • Animate design reviews
  • Participate with the other project technical leaders in the definition of the IC architecture specifications and verification methodology
Read More
Arrow Right

Senior Test Engineer

Microsoft Silicon, Cloud Hardware, and Infrastructure Engineering (SCHIE) is the...
Location
Location
United States , Hillsboro
Salary
Salary:
119800.00 - 234700.00 USD / Year
https://www.microsoft.com/ Logo
Microsoft Corporation
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Doctorate in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 1+ year(s) technical engineering experience OR Master's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 4+ years technical engineering experience OR Bachelor's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 5+ years technical engineering experience OR equivalent experience
  • Ability to meet Microsoft, customer and/or government security screening requirements are required for this role. These requirements include but are not limited to the following specialized security screenings: Microsoft Cloud Background Check: This position will be required to pass the Microsoft Cloud Background Check upon hire/transfer and every two years thereafter
  • This role will require access to information that is controlled for export under export control regulations, potentially under the U.S. International Traffic in Arms Regulations or Export Administration Regulations, the EU Dual Use Regulation, and/or other export control regulations. As a condition of employment, the successful candidate will be required to provide either proof of their country of citizenship or proof of their US. residency or other protected status (e.g., under 8 U.S.C. 1324b(a)(3)) for assessment of eligibility to access the export-controlled information. To meet this legal requirement, and as a condition of employment, the successful candidate's citizenship will be verified with a valid passport. Lawful permanent residents, refugees, and asylees may verify status using other documents, where applicable
Job Responsibility
Job Responsibility
  • Responsible for product and engineering activities supporting new product development and manufacturing, with primary focus on scan (structural) test
  • Contribute to silicon bring-up, validation, and manufacturing readiness while working closely with cross-functional partners
  • Support semiconductor IC development across fabrication, manufacturing test, and packaging phases
  • Contribute to ATE test program development, including scan pattern integration, test method implementation, bring-up, silicon characterization, debug, and yield analysis for logic defects
  • Execute defined test plans and methodologies while identifying issues and escalating risks with clear technical data
  • Apply working knowledge of Design-for-Test (DFT), including scan architecture, ATPG, fault models, silicon fabrication processes, product qualification and reliability, and basic transistor theory
  • Collaborate with design, DFT, product, and manufacturing teams to support scan test readiness, coverage closure, and issue resolution
  • Gain exposure to product domains such as high-performance computing, AI, GPUs, and telecom, as applicable to assigned projects
  • Apply industry-standard DFT features, including scan (SAF/TDF), JTAG, boundary scan, and at-speed testing
  • Support scan test content generation, including ATPG pattern validation, pattern bring-up, and post-silicon debug activities
  • Fulltime
Read More
Arrow Right

Senior Test Engineer

Microsoft Silicon, Cloud Hardware, and Infrastructure Engineering (SCHIE) is the...
Location
Location
United States , Hillsboro
Salary
Salary:
119800.00 - 234700.00 USD / Year
https://www.microsoft.com/ Logo
Microsoft Corporation
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Doctorate in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 1+ year(s) technical engineering experience
  • Master's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 4+ years technical engineering experience
  • Bachelor's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 5+ years technical engineering experience
  • Ability to meet Microsoft, customer and/or government security screening requirements
  • This position will be required to pass the Microsoft Cloud Background Check upon hire/transfer and every two years thereafter
  • This role will require access to information that is controlled for export under export control regulations
  • As a condition of employment, the successful candidate will be required to provide either proof of their country of citizenship or proof of their US. residency or other protected status
  • To meet this legal requirement, and as a condition of employment, the successful candidate’s citizenship will be verified with a valid passport
Job Responsibility
Job Responsibility
  • Responsible for product and engineering activities supporting new product development and manufacturing, with primary focus on memory test
  • Contribute to silicon bring-up, validation, and manufacturing readiness while working closely with cross-functional partners
  • Support semiconductor IC development across fabrication, manufacturing test, and packaging phases
  • Contribute to ATE test program development, including test method implementation, test bring-up, silicon characterization, debug, and yield analysis for embedded memories
  • Execute defined test plans and methodologies while identifying issues and escalating risks with clear technical data
  • Apply working knowledge of Design-for-Test (DFT), silicon fabrication processes, product qualification and reliability, and basic transistor theory
  • Collaborate with design, DFT, product, and manufacturing teams to support memory test readiness and issue resolution
  • Gain exposure to product domains such as high-performance computing, AI, GPUs, and telecom, as applicable to assigned projects
  • Apply industry-standard DFT features, including Memory BIST, JTAG, and at-speed testing
  • Support Memory BIST test content generation, pre-silicon validation, and post-silicon debug activities
  • Fulltime
Read More
Arrow Right

Senior Analog Design Engineer

We are the global test and automation specialists, powering next-generation tech...
Location
Location
United States , Agoura Hills
Salary
Salary:
123100.00 - 193900.00 USD / Year
teradyne.com Logo
Teradyne
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • MSEE with 5 years of experience or PhD in electrical engineering with 3 years experience in the design and characterization of multiple, high frequency and high scale of integration mixed signal integrated circuits
  • Thorough knowledge of high frequency, broad-band Analog Mixed-Signal IC design – both electrical and physical design
  • Desire experience in design of VCOs, PLLs, DLLs, ADCs, DACs, clock and data recovery, broadband amplifiers, bias generators, clock distribution networks, high frequency I/Os, high frequency CML designs, high voltage, power circuits
  • Solid understanding of CMOS semiconductor device physics and device modeling
  • Solid understanding of electromagnetic theory
  • Solid understanding of transmission line theory
  • Solid understanding of thermal effects of various circuit topologies and different package types
  • Involvement in all phases of multiple IC developments from specification to product introduction
  • Solid understanding and experience with IC characterization at high frequencies using high speed sampling oscilloscopes, spectrum analyzers, VNAs, signal sources
  • Solid understanding of working with PDKs
Job Responsibility
Job Responsibility
  • Develop detailed circuit specifications for mixed signal circuits
  • Conceive circuit architectures and transistor level circuit topologies that satisfy required performance
  • Physical implementation (layout) of high speed circuits, either directly or assisting
  • Optimization of circuits via simulation (with Cadence EDA tools) over all process and operating conditions
  • Integration of circuit elements into large analog/mixed signals ASICs
  • Participation in the characterization of ASIC circuits
What we offer
What we offer
  • medical
  • dental
  • vision
  • Flexible Spending Accounts
  • retirement savings plans
  • life and disability insurance
  • paid vacation & holidays
  • tuition assistance programs
  • Fulltime
Read More
Arrow Right

Senior Silicon Test Engineer

Microsoft Silicon, Cloud Hardware, and Infrastructure Engineering (SCHIE) is the...
Location
Location
United States , Redmond
Salary
Salary:
119800.00 - 234700.00 USD / Year
https://www.microsoft.com/ Logo
Microsoft Corporation
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Doctorate in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 1+ year(s) technical engineering experience
  • OR Master's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 4+ years technical engineering experience
  • OR Bachelor's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 5+ years technical engineering experience
  • OR equivalent experience
  • Ability to meet Microsoft, customer and/or government security screening requirements
  • This position will be required to pass the Microsoft Cloud Background Check upon hire/transfer and every two years thereafter
  • This role will require access to information that is controlled for export under export control regulations
  • As a condition of employment, the successful candidate will be required to provide either proof of their country of citizenship or proof of their US. residency or other protected status
  • To meet this legal requirement, and as a condition of employment, the successful candidate’s citizenship will be verified with a valid passport
Job Responsibility
Job Responsibility
  • Responsible for product and test engineering activities supporting new product development and manufacturing
  • Contribute to silicon bring-up, validation, and manufacturing readiness while working closely with cross-functional partners
  • Support semiconductor IC development across fabrication, manufacturing test, and packaging phases
  • Contribute to ATE test program development, including test method implementation, test bring-up, silicon characterization, debug, and yield analysis
  • Execute defined test plans and methodologies while identifying issues and escalating risks with clear technical data
  • Apply working knowledge of Design-for-Test (DFT), silicon fabrication processes, product qualification and reliability, and basic transistor theory
  • Collaborate with design, DFT, product, and manufacturing teams to support test readiness and issue resolution
  • Gain exposure to product domains such as high-performance computing, AI, GPUs, and telecom, as applicable to assigned projects
  • Apply industry-standard DFT features, including Memory BIST, JTAG, and at-speed testing
  • Support DFT test content generation, pre-silicon validation, and post-silicon debug activities
  • Fulltime
Read More
Arrow Right

Senior Analog Design Engineer

Our Hardware Engineers at Synopsys are responsible for designing and developing ...
Location
Location
India , Hyderabad
Salary
Salary:
Not provided
synopsys.com Logo
Synopsis Engineering
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • MTech/MS with 2+ years or BTech/BS with 4+ years of practical analog IC design experience in Electrical or Computer Engineering (or related field)
  • Proven expertise with FinFET technologies and CMOS tape-outs
  • Deep understanding of Multi-Gbps high-speed designs (PAM4, NRZ) and SERDES architectures
  • Extensive design experience with SERDES sub-circuits (e.g., TX, RX, adaptive equalizers, PLL, DLL, BGR, regulators, oscillators, ADC/DAC)
  • Skilled in analog/digital co-design, calibration, adaptation, and timing handoff for optimized circuit performance
  • Familiarity with ESD protection, custom digital design, and design for reliability (EM, IR, aging, self-heating)
  • Proficient with schematic entry, physical layout, design verification tools, and SPICE simulators
  • Experience with scripting languages (TCL, PERL, MATLAB) for post-processing simulation results
  • Understanding of system-level budgeting (jitter, amplitude, noise) and signal integrity (packaging, parasitics, crosstalk)
  • Excellent communication and documentation skills
Job Responsibility
Job Responsibility
  • Reviewing SerDes standards to develop novel transceiver architectures and detailed sub-block specifications
  • Investigating and architecting circuit solutions that address performance bottlenecks, enabling significant improvements in power, area, and speed
  • Collaborating with cross-functional analog and digital design teams to streamline design and verification processes for optimal efficiency and quality
  • Overseeing and guiding the physical layout to minimize parasitics, device stress, and process variations, ensuring robust silicon performance
  • Presenting and reviewing simulation data with internal teams and external stakeholders, including industry panels and customer reviews
  • Documenting design features, test plans, and results, and consulting on electrical characterization and post-silicon analysis for product enhancements
  • Analyzing customer silicon data to identify design improvement opportunities and proposing solutions for post-silicon updates
What we offer
What we offer
  • Comprehensive medical and healthcare plans that work for you and your family
  • In addition to company holidays, we have ETO and FTO Programs
  • Maternity and paternity leave, parenting resources, adoption and surrogacy assistance, and more
  • Purchase Synopsys common stock at a 15% discount, with a 24 month look-back
  • Save for your future with our retirement plans that vary by region and country
  • Competitive salaries
  • Fulltime
Read More
Arrow Right

Senior Opto-Electronics Engineer

At Microsoft Research, we are shaping the future of AI infrastructure by pursuin...
Location
Location
United Kingdom , Cambridge
Salary
Salary:
73800.00 - 121300.00 GBP / Year
https://www.microsoft.com/ Logo
Microsoft Corporation
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • PhD in Electrical Engineering, Physics, Photonics, Optical Engineering, or a related field
  • Strong background in signal processing for communication systems, analog/mixed-signal circuit design, Integrated circuit (ASIC/CMOS) design
  • Proven industry experience in the design and delivery of optoelectronic systems and integrated circuits
  • Experience with optical transceivers, connectivity systems, or advanced optical I/O architectures
  • Hands-on experience with lab measurements and characterisation (e.g., RF measurements, eye diagrams, BER testing)
  • Strong experience in end-to-end link modelling and simulation, including circuit-level (SPICE) and system-level (Python-based) analysis
  • Ability to operate effectively in a multi-disciplinary environment
  • Excellent communication skills in English, both written and spoken, including the skill to clearly communicate technical results and justify assumptions to diverse technical audiences
Job Responsibility
Job Responsibility
  • Design and develop high-speed optoelectronic systems, including optical transceivers and connectivity chip architectures
  • Perform system-level modelling and co-simulation of electronic, photonic, and packaging effects
  • Co-design electrical and optical interfaces, ensuring signal integrity, bandwidth efficiency, and power optimization
  • Develop and implement high-speed interface architectures, spanning host-side SerDes and parallel low-speed optical links, including analog equalization, clocking strategies, and link-level optimization
  • Design and simulate analog and mixed-signal CMOS circuits (e.g., drivers, TIAs, PLLs)
  • Contribute to ASIC and IC design flows, including architecture definition, modelling, and verification
  • Collaborate with internal teams and external partners to support tape-outs, bring-up, and validation of silicon and photonic devices
  • Analyze experimental data, align it with simulation outcomes, and drive iterative design improvements to meet performance targets
What we offer
What we offer
  • Benefits and other compensation
  • Fulltime
Read More
Arrow Right