CrawlJobs Logo

Senior IC Packaging Engineer

https://www.microsoft.com/ Logo

Microsoft Corporation

Location Icon

Location:
United States , Hillsboro

Category Icon

Job Type Icon

Contract Type:
Not provided

Salary Icon

Salary:

119800.00 - 234700.00 USD / Year

Job Description:

The Senior IC Package Engineer will be responsible for providing expertise, insight, and support to the Silicon device development team through the entire life cycle of the product. In this role, you will be responsible for supporting the design and implementation of new custom Silicon devices, evaluation and recommendation of new packaging technology, Substrate design support, device/package qualification, supplier assessment, manufacturing bring up, and driving quality/reliability in development and production.

Job Responsibility:

  • Work with product architects to determine the optimal packaging solution
  • Drive package technology solutions for chiplet architecture with advanced packaging.
  • Drive supplier assessments and manage suppliers through definition, development, qualification and production.
  • Develop and deliver FMEA (Failure Mode and Effects Analysis) for various technology options.
  • Define, design and develop test vehicles to validate Silicon, Package, System performance.
  • Support substrate design working with suppliers and internal teams
  • Assess and characterize the reliability of Integrated Circuits (IC) packages.
  • Design and develop package and assembly drawings to support the manufacturing.
  • Work closely with silicon and platform architects, motherboard and package designers, thermal architects and engineers, and power and performance engineers.
  • Drives the execution of architecture solutions across product lines or multiple product groups and across teams that account for design trends and future concepts by leveraging cross- functional expertise, industry best practices, and lessons learned from teams working across multiple product lines.
  • Drives engineering system design decisions that require collaboration between internal and external stakeholders to account for platform-specific technology decisions and develop system models based on current and anticipated feature/design needs and trade-offs.

Requirements:

  • Doctorate in Electrical Engineering, Computer Engineering, Computer Science, Physics, Chemistry or related field AND 1+ year(s) technical engineering experience OR Master's Degree in Electrical Engineering, Computer Engineering, Computer Science, Physics, Chemistry or related field AND 4+ years technical engineering experience OR Bachelor's Degree in Electrical Engineering, Computer Engineering, Computer Science, Physics, Chemistry or related field AND 5+ years technical engineering experience OR equivalent experience.
  • Ability to meet Microsoft, customer and/or government security screening requirements are required for this role.
  • This role will require access to information that is controlled for export under export control regulations.
  • As a condition of employment, the successful candidate will be required to provide either proof of their country of citizenship or proof of their US. residency or other protected status.

Nice to have:

  • Doctorate in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 3+ years technical engineering experience OR Master's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 6+ years technical engineering experience OR Bachelor's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 8+ years technical engineering experience OR equivalent experience.
  • Master’s Degree with 10 years experience in semiconductor package product development
  • 5+ years hands-on experience in Semiconductor Package development, manufacturing, supplier management or quality management
  • Specific experience with Advanced Semiconductor Package technologies (e.g. BGA/2.5D/3D)
  • Foundation in advanced packaging technologies, manufacturing and supplier management
  • Experience with OSAT, Supplier & Foundry technologies.
  • Experience in physical failure analysis
  • Experience in subcontract supplier management.
  • Strong verbal and written communication.
  • Record of success in cross-functional team environment

Additional Information:

Job Posted:
March 01, 2026

Employment Type:
Fulltime
Work Type:
Hybrid work
Job Link Share:

Looking for more opportunities? Search for other job offers that match your skills and interests.

Briefcase Icon

Similar Jobs for Senior IC Packaging Engineer

Senior Engineer, Packaging Engineering

Sandisk understands how people and businesses consume data and we relentlessly i...
Location
Location
Malaysia , Batu Kawan, Penang
Salary
Salary:
Not provided
sandisk.com Logo
Sandisk
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelor/Master/PhD engineering/material/science required
  • Minimum 5 years of relevant work experience (minimum 2 years for PhD)
  • Relevant work experience must be in engineering role within semiconductor industry
  • Academic studies must be in applicable field of engineering/science and demonstrate an academic record of excellence
  • Demonstrated track record to pathfinding and development new SMT material such as paste and epoxy with vendors and utilizing test methodology to qualify new material in factory
  • Demonstrated track record to rapidly analyze and solve complex engineering issues by pursuing a focused solution path with a clear understanding of technical fundamental on root causing thru failure analysis report (EDX/FTIR etc), simulation report, mechanical (shadow moire) analysis report, or any relevant metrology data collection
  • Demonstrated track record working hands-on around technical equipment and processes (including metrology and semiconductor failure analysis techniques)
  • Proficient in statistical analysis towards problem solving and the use of Minitab or JMP and Excel
  • Demonstrated track record to summarize complex data sets for technical and non-technical audiences
  • elegant in DOE design and execution
Job Responsibility
Job Responsibility
  • Defines IC package/SMT/SSD drive requirements, goals, and milestones for all SSD product groups and customer requirements
  • Develops SSD assembly and IC packaging material and processes to meet quality, reliability, cost, yield, productivity and manufacturing requirements
  • Develops new package and SMT process qualification programs
  • Prepares and/or updates specifications for piece parts of integrated circuits or semiconductor assemblies
  • Plans and conducts experiments to fully characterize material and processes throughout pathfinding to development to ramp
  • Develops solutions to improve quality, reliability, cost, yield, process stability/capability, productivity, and safety utilizing formal education, experience, statistical knowledge, and problem-solving tools
  • Establishes process control systems
  • Transfers process to high volume manufacturing and provide support in new factory start-up
  • Acts as a liaison with suppliers/vendors
  • Maintains product quality while developing and introducing package cost reduction programs
  • Fulltime
Read More
Arrow Right

Senior Digital IC Design Engineer

SCALINX’s design team is seeking a dynamic and experienced digital designer who ...
Location
Location
France , Paris; Caen; Grenoble
Salary
Salary:
Not provided
scalinx.com Logo
SCALINX
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • MSc or PhD in Electrical Engineering or equivalent
  • Very good understanding of the entire digital IC design flow from RTL to GDSII
  • Strong expertise in digital electronics and signal processing
  • Proven experience in digital IC projects and technical leadership roles
  • Strong experience with ARM or RISC-V based SoC platform design
  • Solid experience with high-speed serial interfaces (JESD204, Ethernet, PCIe…)
  • Expertise in digital hardware description languages (VHDL or Verilog) and SystemVerilog
  • Experience with Cadence, Synopsys or Siemens RTL design flow
  • Proven experience with GIT and Linux systems
  • Skilled in scripting languages (Python, TCL, Perl)
Job Responsibility
Job Responsibility
  • Design of complex RTL blocks based on micro-architecture specifications
  • Top level integration of various RTL blocks and complex IPs
  • Execute complete LINT/CDC/RDC checks
  • Write SDC constraints to run logical synthesis
  • Write detailed design documentation in accordance with company QA policy
  • Generates KPI and report progress to the Program Manager
  • Timely deliver state-of-the-art RTL package to Digital Verification, DFT and Back-End teams
  • Lead and support digital design work-packages from RTL to netlist
  • Animate design reviews
  • Participate with the other project technical leaders in the definition of the IC architecture specifications and verification methodology
  • Fulltime
Read More
Arrow Right

Senior Digital IC Design Engineer

SCALINX’s design team is seeking a dynamic and experienced digital designer who ...
Location
Location
France , Paris; Caen; Grenoble
Salary
Salary:
Not provided
scalinx.com Logo
SCALINX
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • MSc or PhD in Electrical Engineering or equivalent
  • Very good understanding of the entire digital IC design flow from RTL to GDSII
  • Strong expertise in digital electronics and signal processing
  • Proven experience in digital IC projects and technical leadership roles
  • Strong experience with ARM or RISC-V based SoC platform design
  • Solid experience with high-speed serial interfaces (JESD204, Ethernet, PCIe…)
  • Expertise in digital hardware description languages (VHDL or Verilog) and SystemVerilog
  • Experience with Cadence, Synopsys or Siemens RTL design flow
  • Proven experience with GIT and Linux systems
  • Skilled in scripting languages (Python, TCL, Perl)
Job Responsibility
Job Responsibility
  • Design of complex RTL blocks based on micro-architecture specifications
  • Top level integration of various RTL blocks and complex IPs
  • Execute complete LINT/CDC/RDC checks
  • Write SDC constraints to run logical synthesis
  • Write detailed design documentation in accordance with company QA policy
  • Generates KPI and report progress to the Program Manager
  • Timely deliver state-of-the-art RTL package to Digital Verification, DFT and Back-End teams
  • Lead and support digital design work-packages from RTL to netlist
  • Animate design reviews
  • Participate with the other project technical leaders in the definition of the IC architecture specifications and verification methodology
Read More
Arrow Right

Senior Test Engineer

Microsoft Silicon, Cloud Hardware, and Infrastructure Engineering (SCHIE) is the...
Location
Location
United States , Hillsboro
Salary
Salary:
119800.00 - 234700.00 USD / Year
https://www.microsoft.com/ Logo
Microsoft Corporation
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Doctorate in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 1+ year(s) technical engineering experience
  • Master's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 4+ years technical engineering experience
  • Bachelor's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 5+ years technical engineering experience
  • Ability to meet Microsoft, customer and/or government security screening requirements
  • This position will be required to pass the Microsoft Cloud Background Check upon hire/transfer and every two years thereafter
  • This role will require access to information that is controlled for export under export control regulations
  • As a condition of employment, the successful candidate will be required to provide either proof of their country of citizenship or proof of their US. residency or other protected status
  • To meet this legal requirement, and as a condition of employment, the successful candidate’s citizenship will be verified with a valid passport
Job Responsibility
Job Responsibility
  • Responsible for product and engineering activities supporting new product development and manufacturing, with primary focus on memory test
  • Contribute to silicon bring-up, validation, and manufacturing readiness while working closely with cross-functional partners
  • Support semiconductor IC development across fabrication, manufacturing test, and packaging phases
  • Contribute to ATE test program development, including test method implementation, test bring-up, silicon characterization, debug, and yield analysis for embedded memories
  • Execute defined test plans and methodologies while identifying issues and escalating risks with clear technical data
  • Apply working knowledge of Design-for-Test (DFT), silicon fabrication processes, product qualification and reliability, and basic transistor theory
  • Collaborate with design, DFT, product, and manufacturing teams to support memory test readiness and issue resolution
  • Gain exposure to product domains such as high-performance computing, AI, GPUs, and telecom, as applicable to assigned projects
  • Apply industry-standard DFT features, including Memory BIST, JTAG, and at-speed testing
  • Support Memory BIST test content generation, pre-silicon validation, and post-silicon debug activities
  • Fulltime
Read More
Arrow Right

Senior Analog Design Engineer

Our Hardware Engineers at Synopsys are responsible for designing and developing ...
Location
Location
India , Hyderabad
Salary
Salary:
Not provided
synopsys.com Logo
Synopsis Engineering
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • MTech/MS with 2+ years or BTech/BS with 4+ years of practical analog IC design experience in Electrical or Computer Engineering (or related field)
  • Proven expertise with FinFET technologies and CMOS tape-outs
  • Deep understanding of Multi-Gbps high-speed designs (PAM4, NRZ) and SERDES architectures
  • Extensive design experience with SERDES sub-circuits (e.g., TX, RX, adaptive equalizers, PLL, DLL, BGR, regulators, oscillators, ADC/DAC)
  • Skilled in analog/digital co-design, calibration, adaptation, and timing handoff for optimized circuit performance
  • Familiarity with ESD protection, custom digital design, and design for reliability (EM, IR, aging, self-heating)
  • Proficient with schematic entry, physical layout, design verification tools, and SPICE simulators
  • Experience with scripting languages (TCL, PERL, MATLAB) for post-processing simulation results
  • Understanding of system-level budgeting (jitter, amplitude, noise) and signal integrity (packaging, parasitics, crosstalk)
  • Excellent communication and documentation skills
Job Responsibility
Job Responsibility
  • Reviewing SerDes standards to develop novel transceiver architectures and detailed sub-block specifications
  • Investigating and architecting circuit solutions that address performance bottlenecks, enabling significant improvements in power, area, and speed
  • Collaborating with cross-functional analog and digital design teams to streamline design and verification processes for optimal efficiency and quality
  • Overseeing and guiding the physical layout to minimize parasitics, device stress, and process variations, ensuring robust silicon performance
  • Presenting and reviewing simulation data with internal teams and external stakeholders, including industry panels and customer reviews
  • Documenting design features, test plans, and results, and consulting on electrical characterization and post-silicon analysis for product enhancements
  • Analyzing customer silicon data to identify design improvement opportunities and proposing solutions for post-silicon updates
What we offer
What we offer
  • Comprehensive medical and healthcare plans that work for you and your family
  • In addition to company holidays, we have ETO and FTO Programs
  • Maternity and paternity leave, parenting resources, adoption and surrogacy assistance, and more
  • Purchase Synopsys common stock at a 15% discount, with a 24 month look-back
  • Save for your future with our retirement plans that vary by region and country
  • Competitive salaries
  • Fulltime
Read More
Arrow Right

Senior Microwave R&D Engineer

The Innovation Lab is an advanced R&D team that is part of the Semiconductor Tes...
Location
Location
United States , North Reading
Salary
Salary:
166300.00 - 266100.00 USD / Year
teradyne.com Logo
Teradyne
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Master’s degree (or equivalent experience) in Electrical Engineering, Physics, or a related field
  • PhD preferred
  • 10+ years of experience in microwave design and development above 10 GHz
  • Expertise in antenna simulation, design, and hands-on testing, including calibration
  • Proficient in RF simulation tools such as ADS, HFSS, and CST, as well as measurement equipment like VNAs and spectrum analyzers
  • Skilled in software development using MATLAB and Python
  • Knowledge of PCB layout rules for signal integrity at frequencies above 10 GHz
  • Familiarity with beamforming, phased array antennas, mm-wave packaging, and signal processing for radar and sensing applications
  • Strong analytical thinking and innovative mindset
  • thrives in ambiguity and adapts quickly to change
Job Responsibility
Job Responsibility
  • Lead the pathfinding design and development of sub-THz instrumentation for next-generation communication and sensing ICs
  • Develop Over-the-Air (OTA) hardware and innovative test methodologies
  • Build and iterate on prototypes, validating performance through simulation, measurement, and refinement
  • Support the integration of advanced microwave subsystems into Teradyne’s automated test equipment portfolio
What we offer
What we offer
  • medical
  • dental
  • vision
  • Flexible Spending Accounts
  • retirement savings plans
  • life and disability insurance
  • paid vacation & holidays
  • tuition assistance programs
  • Fulltime
Read More
Arrow Right

Head of Data Science

We’re looking for a visionary and hands-on Head of Data Science to join our team...
Location
Location
United States; Canada
Salary
Salary:
250000.00 - 345000.00 USD / Year
render.com Logo
Render
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • 8+ years of experience in data science
  • 4+ years in a leadership role scaling teams and delivering cross-functional impact
  • Strong foundation in statistics, causal inference, experimentation, and modeling techniques
  • Fluency in SQL and Python
  • Experience with modern data stacks (e.g. BigQuery, dbt, Metabase, Mixpanel)
  • Track record of influencing executive-level decisions through clear storytelling and analytical depth
  • Demonstrated ability to scale data functions from zero-to-one and beyond in fast-paced, product-led environments
  • Impact mindset: excited to wear multiple hats, move fast, and help define what “great” looks like
Job Responsibility
Job Responsibility
  • Build, lead, and mentor a high-performing data science team across analytics, experimentation, and statistical modeling
  • Personally drive and guide impactful IC work, from ad hoc analysis to ML-based modeling projects
  • Create and evangelize best practices for data reliability, reproducibility, and documentation
  • Collaborate with senior leadership to define a long term data strategy
  • Own and scale the Data Science function across product, growth, and go-to-market, aligning with company OKRs and strategic bets
  • Hire, lead, and mentor a world-class team of data scientists and analysts
  • build a high-trust, high-impact culture grounded in intellectual rigor and bias for action
  • Define and communicate Render’s long-term data strategy and architecture in partnership with Engineering and Product leadership
  • Drive strategic insight across the org: from pricing and packaging to product adoption, conversion, and customer segmentation
  • Promote data fluency across Render through tools, dashboards, and processes that empower every team to make smarter decisions
What we offer
What we offer
  • Equity with early-exercise options and extended exercise windows
  • 4 weeks of paid vacation
  • 14 weeks of fully paid parental leave for all parents to bond with a newly born, adopted, or fostered child
  • Long-term disability, life insurance, and 401K plans
  • 100% employer-paid medical coverage and 99% employer-paid dental and vision coverage for you and a dependent
  • FSAs and HSAs are available
  • Monthly lifestyle stipend for wellness, mental health and therapy, hobbies, etc.
  • Monthly cell phone and internet subsidy
  • Commuter benefits for Renders in the Bay Area, and home office stipends for remote Renders
  • Continuous learning benefits & related support
  • Fulltime
Read More
Arrow Right

Senior CAD Architect

The role of Senior CAD Architect focuses on driving automation and efficiency ac...
Location
Location
India , Bangalore; Coimbatore
Salary
Salary:
Not provided
solitontech.com Logo
Soliton
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • 12+ years of experience in CAD/EDA development and support for analog, RF, and mixed-signal IC design
  • Expert-level proficiency in physical verification tools such as Calibre (DRC/LVS/PEX) and/or ICV/Pegasus, with strong hands-on skills in Virtuoso, SKILL, and OpenAccess
  • Proven experience in developing, maintaining, and owning PDKs and verification runsets for foundry sign-off across multiple process nodes and technologies
  • Solid understanding of EM simulation tools such as EMX, Momentum, and HFSS, including their integration into design and sign-off flows
  • Demonstrated success in delivering scalable, maintainable, and production-grade EDA automation frameworks that enhance design productivity and reliability
Job Responsibility
Job Responsibility
  • Architect, implement, and maintain comprehensive EDA workflows covering schematic capture, simulation automation (Virtuoso, Spectre/APS/SpectreRF, AMS Designer), and design verification
  • Develop and manage physical verification flows, including DRC, LVS, ERC, Antenna, and PEX, using industry-standard tools such as Calibre, ICV, and Pegasus
  • Automate and validate packaging interface workflows and data handoff processes to ensure seamless integration throughout the design lifecycle
  • Establish and maintain lab-to-simulation correlation pipelines to enable accurate post-silicon validation and performance matching
  • Customize and maintain foundry PDKs, multi-technology rule decks, and verification runsets across GaAs, SiGe, CMOS, BAW, and SAW process technologies
  • Implement domain-specific layout checks, including - RF: Symmetry, shielding, and path-length matching and Analog: Device matching, ratio checks, guard ring, and substrate tie rules
  • Integrate EM-aware parasitic extraction methodologies for GHz-class and precision analog designs to enhance simulation accuracy and design robustness
  • Automate simulation processes such as corner, Monte Carlo, noise, and linearity analyses to improve coverage, speed, and design quality
  • Develop dashboards and reporting tools to track sign-off status, verification coverage, and key performance indicators (KPIs)
  • Mentor and guide engineers in SKILL, Tcl, Python, and CAD methodologies to build strong in-house automation capabilities
What we offer
What we offer
  • Solitons choose their work hours as long as they take into account the requirements of the job
  • We take special care to support mothers to excel at work while they handle their responsibilities at home
  • Starting from your second year with us, you’ll be eligible to receive a share of the company’s profits
  • Health insurance for employees and families, gym and cycle allowance
  • We believe work flexibility is a huge factor to ensure you have the time you need to spend on your health
Read More
Arrow Right