CrawlJobs Logo

Senior Engineer - Design for Test (DFT)

United States, Hillsboro 119800.00 - 234700.00 USD / Year · Job Posted March 21, 2026
Apply Position
Job Link Share

Job Description

Microsoft Silicon, Cloud Hardware, and Infrastructure Engineering (SCHIE) is the team behind Microsoft’s expanding Cloud Infrastructure and responsible for powering Microsoft’s “Intelligent Cloud” mission. SCHIE delivers the core infrastructure and foundational technologies for Microsoft's over 200 online businesses including Bing, MSN, Office 365, Xbox Live, Teams, OneDrive, and the Microsoft Azure platform globally with our server and data center infrastructure, security and compliance, operations, globalization, and manageability solutions. Our focus is on smart growth, high efficiency, and delivering a trusted experience to customers and partners worldwide and we are looking for passionate engineers to help achieve that mission. The Compute Silicon & Manufacturing Engineering (CSME) organization within SCHIE is responsible for design, development, manufacturing and packaging of Microsoft's state-of-the-art computer chips, notably the Azure Cobalt. Our solutions provide sustainable strategic advantage to Microsoft and enable our customers to achieve more. As Microsoft's cloud business continues to grow the ability to deploy new offerings and hardware infrastructure on time, in high volume with high quality and lowest cost is of paramount importance. To achieve this goal, the DFX (Design for Test & Debug) team is instrumental in defining and delivering operational measures of success for hardware manufacturing, improving the planning process, quality, delivery, scale and sustainability related to Microsoft cloud hardware. We are looking for seasoned engineers with a dedicated passion for customer focused solutions, insight and industry knowledge to envision and implement future technical solutions that will manage and optimize the Cloud infrastructure. We are looking for a Senior Design for Test (DFT) Engineer to join the team.

Job Responsibility

  • Own block level DFT u-arch specification documentation & provide Test solutions in design for test chips and products
  • Ensure DFX goals (testability, debug, manufacturability, System Test, System Debug, Repair) are met by these IPs, ensure analog to digital boundaries are reliably tested. Review coverage metrics for Digital logic
  • Maintain & enhance existing DFT tools by understanding product needs & tailor solutions for current and upcoming products, also with the use of AI
  • Provide test plans and engage closely with verification engineers to perform waveform reviews
  • Ensure RTL quality pre-DFT to ensure the RTL is good for DFT insertion and coverage
  • Hold a primary role in enabling silicon by working directly with test engineers to bring up test vectors, and analyzing yield & diagnosis
  • Work as part of DFX (Test & Debug) team & closely collaborate with highly energetic cross functional team members (Architects, front-end & back-end design/verification, Physical design, and post-silicon manufacturing) with respect and with One Microsoft mentality to establish synergies

Requirements

  • Doctorate in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 1+ year(s) technical engineering experience
  • Master's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 4+ years technical engineering experience
  • Bachelor's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 5+ years technical engineering experience
  • equivalent experience
  • 4+ years of experience in the field of DFT knowledge about industry standard practice in Design for Test
  • ATPG, JTAG, Memory BIST, and trade-offs between test quality and test time
  • Ability to meet Microsoft, customer and/or government security screening requirements
  • Microsoft Cloud Background Check

Nice to have

  • Experience with Test Chip development
  • Experience developing Scan architecture & micro-arch specifications as it relates to large SOCs along with scan insertion techniques for IP's like PLL’s, IO’s & Power circuits
  • Expert at Scan ATPG, Stuck-At, At-Speed insertion, boundary coverage, compression & retargeting flows - using EDA tools like Siemens Tessent or Synopsys TestMax
  • Knowledge of Verilog or System Verilog with experience using simulators and waveform debugging tools
  • Ability to pioneer flows for Gate-level simulation (GLS), perform coverage analysis, and debug for achieving high fault coverage
  • Experience with Static Timing Analysis & constraint generation
  • Experience with ATE and Silicon bring-up with proficiency in Mentor Tessent / Synopsys tools for Yield & Diagnosis
  • Proactive & self-motivated, eager to learn and contribute in a team environment, committed and accountable
  • Proficient in scripting languages (Tcl & Perl), and use of AI to improve work efficiency
  • Confident problem solver who thrives under pressure to find new, creative solutions

Looking for more opportunities?

Search for other job offers that match your skills and interests.

Similar Jobs for

Senior Engineer - Design for Test (DFT)

8 matching positions

Senior DFT Engineer

As a member of the Radeon Technologies Group, you will help bring to life cuttin...
Location
Location
India , Hyderabad
Salary
Salary:
Not provided
amd.com Logo
AMD
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Understanding of Design for Test methodologies and DFT verification experience (eg. IEEE1500, JTAG 1149.x, Scan, memory BIST etc.)
  • Experience with Mentor testkompress and/or Synopsys Tetramax/DFTMAX
  • Experience with VCS simulation tool, Perl/Shell scripting, and Verilog RTL design
  • Bachelors or Masters degree in computer engineering/Electrical Engineering
Job Responsibility
Job Responsibility
  • Implementation and verification of DFT architecture and features
  • Scan insertion and ATPG pattern generation
  • ATPG patterns verification with gate-level simulation
  • Test coverage and test cost reduction analysis
  • Post silicon support to ensure successful bring up and enhance yield learning
  • Fulltime
Read More
Arrow Right

Senior Dft Engineer

As a member of the Radeon Technologies Group, you will help bring to life cuttin...
Location
Location
India , Bangalore
Salary
Salary:
Not provided
amd.com Logo
AMD
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Understanding of Design for Test methodologies and DFT verification experience (eg. IEEE1500, JTAG 1149.x, Scan, memory BIST etc.)
  • Experience with Mentor testkompress and/or Synopsys Tetramax/DFTMAX
  • Experience with VCS simulation tool, Perl/Shell scripting, and Verilog RTL design
  • Bachelors or Masters degree in computer engineering/Electrical Engineering
Job Responsibility
Job Responsibility
  • Implementation and verification of DFT architecture and features
  • Scan insertion and ATPG pattern generation
  • ATPG patterns verification with gate-level simulation
  • Test coverage and test cost reduction analysis
  • Post silicon support to ensure successful bring up and enhance yield learning
  • Fulltime
Read More
Arrow Right

Senior Test Engineer

Microsoft Silicon, Cloud Hardware, and Infrastructure Engineering (SCHIE) is the...
Location
Location
United States , Hillsboro
Salary
Salary:
119800.00 - 234700.00 USD / Year
https://www.microsoft.com/ Logo
Microsoft Corporation
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Doctorate in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 1+ year(s) technical engineering experience OR Master's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 4+ years technical engineering experience OR Bachelor's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 5+ years technical engineering experience OR equivalent experience
  • Ability to meet Microsoft, customer and/or government security screening requirements are required for this role. These requirements include but are not limited to the following specialized security screenings: Microsoft Cloud Background Check: This position will be required to pass the Microsoft Cloud Background Check upon hire/transfer and every two years thereafter
  • This role will require access to information that is controlled for export under export control regulations, potentially under the U.S. International Traffic in Arms Regulations or Export Administration Regulations, the EU Dual Use Regulation, and/or other export control regulations. As a condition of employment, the successful candidate will be required to provide either proof of their country of citizenship or proof of their US. residency or other protected status (e.g., under 8 U.S.C. 1324b(a)(3)) for assessment of eligibility to access the export-controlled information. To meet this legal requirement, and as a condition of employment, the successful candidate's citizenship will be verified with a valid passport. Lawful permanent residents, refugees, and asylees may verify status using other documents, where applicable
Job Responsibility
Job Responsibility
  • Responsible for product and engineering activities supporting new product development and manufacturing, with primary focus on scan (structural) test
  • Contribute to silicon bring-up, validation, and manufacturing readiness while working closely with cross-functional partners
  • Support semiconductor IC development across fabrication, manufacturing test, and packaging phases
  • Contribute to ATE test program development, including scan pattern integration, test method implementation, bring-up, silicon characterization, debug, and yield analysis for logic defects
  • Execute defined test plans and methodologies while identifying issues and escalating risks with clear technical data
  • Apply working knowledge of Design-for-Test (DFT), including scan architecture, ATPG, fault models, silicon fabrication processes, product qualification and reliability, and basic transistor theory
  • Collaborate with design, DFT, product, and manufacturing teams to support scan test readiness, coverage closure, and issue resolution
  • Gain exposure to product domains such as high-performance computing, AI, GPUs, and telecom, as applicable to assigned projects
  • Apply industry-standard DFT features, including scan (SAF/TDF), JTAG, boundary scan, and at-speed testing
  • Support scan test content generation, including ATPG pattern validation, pattern bring-up, and post-silicon debug activities
  • Fulltime
Read More
Arrow Right

Senior Test Engineer

Microsoft Silicon, Cloud Hardware, and Infrastructure Engineering (SCHIE) is the...
Location
Location
United States , Hillsboro
Salary
Salary:
119800.00 - 234700.00 USD / Year
https://www.microsoft.com/ Logo
Microsoft Corporation
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Doctorate in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 1+ year(s) technical engineering experience
  • Master's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 4+ years technical engineering experience
  • Bachelor's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 5+ years technical engineering experience
  • Ability to meet Microsoft, customer and/or government security screening requirements
  • This position will be required to pass the Microsoft Cloud Background Check upon hire/transfer and every two years thereafter
  • This role will require access to information that is controlled for export under export control regulations
  • As a condition of employment, the successful candidate will be required to provide either proof of their country of citizenship or proof of their US. residency or other protected status
  • To meet this legal requirement, and as a condition of employment, the successful candidate’s citizenship will be verified with a valid passport
Job Responsibility
Job Responsibility
  • Responsible for product and engineering activities supporting new product development and manufacturing, with primary focus on memory test
  • Contribute to silicon bring-up, validation, and manufacturing readiness while working closely with cross-functional partners
  • Support semiconductor IC development across fabrication, manufacturing test, and packaging phases
  • Contribute to ATE test program development, including test method implementation, test bring-up, silicon characterization, debug, and yield analysis for embedded memories
  • Execute defined test plans and methodologies while identifying issues and escalating risks with clear technical data
  • Apply working knowledge of Design-for-Test (DFT), silicon fabrication processes, product qualification and reliability, and basic transistor theory
  • Collaborate with design, DFT, product, and manufacturing teams to support memory test readiness and issue resolution
  • Gain exposure to product domains such as high-performance computing, AI, GPUs, and telecom, as applicable to assigned projects
  • Apply industry-standard DFT features, including Memory BIST, JTAG, and at-speed testing
  • Support Memory BIST test content generation, pre-silicon validation, and post-silicon debug activities
  • Fulltime
Read More
Arrow Right

Senior PCB Design Engineer

The Teradyne NBU PCB Design Engineering team is seeking a highly motivated, ener...
Location
Location
Philippines , Lapu-Lapu City
Salary
Salary:
Not provided
teradyne.com Logo
Teradyne
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelor of Science in Electrical Engineering or equivalent
  • Minimum of 7 years of experience in PCB layout and automated test systems
  • Proficiency with Microsoft Office, Adobe Acrobat, AutoCAD, and Cadence PCB design tools
  • Extensive hands-on experience using Cadence Allegro tools, including: Allegro PCB Editor (17.2, 23.1)
  • OrCAD Capture
  • Experience with Gerber and ODB++ verification and review tools for pre-fabrication checks (e.g., ViewMate, Valor)
  • Strong experience with high-speed PCB design, including: Controlled impedance routing
  • Differential pair routing
  • Length matching and timing constraints
  • Controlled-impedance stack-up creation
Job Responsibility
Job Responsibility
  • Create schematics based on customer-defined and system-level specifications
  • Develop component logical symbols and PCB footprints
  • Set up Constraint Manager electrical, physical, and DFM design rules
  • Perform routing assessments and project feasibility studies
  • Define assembly specifications and documentation
  • Create assembly and test packages for manufacturing
  • Execute complete PCB design activities from data entry through fabrication file generation
  • Generate cost estimates to enable marketing quotations
  • Attend product development meetings and critical kick-off meetings for initial product launches
  • Use Teamcenter to generate and manage: Part numbers, Bills of materials (BOMs), Engineering Change Notices (ECNs)
  • Fulltime
Read More
Arrow Right

Senior RTL Design Engineer

The Common Hardware Group (CHG) delivers the silicon, optics, and hardware platf...
Location
Location
Armenia , Yerevan
Salary
Salary:
Not provided
Cisco
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • 5+ years of industry experience in ASIC digital design
  • Proficient in Verilog/System Verilog coding
  • Experience with front-end tools (Verilog simulators, linting, CDC checkers, synthesis, formal verification)
  • Experience with industry standard interface protocols such as AMBA(AXI, APB, AHB), JTAG etc, memories
  • Ability to write scripts using Python, Tcl, Make
  • Good communications skills, self-motivated and well-organized
Job Responsibility
Job Responsibility
  • You will be a key member of the Silicon One development organization, collaborating closely with Front-end RTL and backend physical design teams to gain a deep understanding of chip architecture
  • Your primary focus will be to drive high-quality Design for Test (DFT) verification, ensuring robust and reliable silicon solutions that meet Cisco’s standards for performance and innovation
  • Taking part in all aspects of digital design, from micro-architecture to RTL design and qualification
  • Sub-system/SoC integration and verification
  • Review/enhancement of RTL codes
  • Improve flows and methodologies to streamline IP/SoC development and integration
  • Work closely with the verification team for complex debugs to resolve verification failures
  • Close interaction with physical design team to reach better physical design QoR
  • Fulltime
Read More
Arrow Right

Senior Silicon Design Engineer (DFx)

We are seeking a motivated DFx engineer to join our SBIO design team. In this ro...
Location
Location
Malaysia , Penang
Salary
Salary:
Not provided
amd.com Logo
AMD
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelors or Masters degree in computer engineering/Electrical Engineering
  • Experience in scan stitching and strong knowledge of scan stitching concepts
  • Exposure to MBIST/BISR implementation and the Synopsys SMS MBIST insertion flow
  • Excellent hands on ATPG experience and familiarity with ATPG related file requirements
  • Knowledge or experience with Tessent SSN (Siemens) is a plus
  • Knowledge of Spyglass DFT
  • Good in C++ and object-oriented programming concepts
  • Familiarity with automation scripts such as Perl or Python is a plus
  • Understanding of JTAG and IJTAG fundamentals
  • Exposure to AI related work is a plus
Job Responsibility
Job Responsibility
  • Implement and verify DFT features such as SCAN, MBIST, and BSCAN
  • Perform Spyglass DFT bring-up, debug and coverage improvement
  • Perform scan insertion and ATPG (Traditional, Cell Aware, SSN) pattern generation
  • Verify ATPG patterns using gate level simulation
  • Analyze and improve ATPG and DFT DV test coverage
  • Develop and debug DFT verification tests
  • Work with the Synthesis and PD team to ensure correct DFT implementation and timing closure
  • Provide post silicon support to ensure successful bring up
  • Fulltime
Read More
Arrow Right

Senior PCB Design Engineer

As a Senior PCB Design Engineer within Teradyne’s NBU Interface Products Memory ...
Location
Location
United States , San Jose
Salary
Salary:
110000.00 - 176000.00 USD / Year
teradyne.com Logo
Teradyne
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelor's degree in Electrical Engineering or equivalent practical experience
  • 7+ years of hands-on experience in PCB layout for complex, high-speed electronic systems
  • Advanced proficiency with Cadence Allegro PCB Editor and OrCAD Capture
  • Strong experience with high-speed design techniques, including impedance control, length matching, and stack-up development
  • Working knowledge of Gerber and ODB++ verification tools and pre-fabrication review processes
  • Ability to independently own PCB layout deliverables while contributing to team standards and best practices
Job Responsibility
Job Responsibility
  • Lead end-to-end PCB design activities from schematic entry through fabrication and assembly release
  • Develop schematics, component symbols, PCB footprints, and design constraints using Cadence tools
  • Own high-speed PCB layout quality, including controlled impedance routing, differential pairs, and timing constraints
  • Partner closely with SI/PI, DFM, DFA, and DFT engineers to resolve design, fabrication, assembly, and test challenges
  • Generate fabrication, assembly, and test documentation, ensuring design quality and manufacturability
  • Support product development reviews, cost estimates, and manufacturing readiness activities
What we offer
What we offer
  • Medical, dental, vision
  • Flexible Spending Accounts
  • Retirement savings plans
  • Life and disability insurance
  • Paid vacation & holidays
  • Tuition assistance programs
  • Fulltime
Read More
Arrow Right