CrawlJobs Logo

Senior Engineer, ASIC Development Engineering

sandisk.com Logo

Sandisk

Location Icon

Location:
India , Bengaluru

Category Icon
Category:
IT - Software Development

Job Type Icon

Contract Type:
Not provided

Salary Icon

Salary:

Not provided
Save Job
Save Icon
Apply Position

Job Description:

As a SoC Validation/Verification Engineer, you will play a key role in ensuring the quality and reliability of our SoC designs. Your work will enable industry-leading data storage control SoCs that are deployed in high-volume consumer and enterprise products.

Job Responsibility:

  • Understanding complex ASIC specifications to create comprehensive Verification/Validation plans for both pre- and post-silicon validation
  • Independently developing and executing tests for verification and validation
  • Collaborating with cross-functional teams to drive closure of verification and validation activities
  • Signing off on verification and validation deliverables
  • Debugging and root cause analysis of issues found during validation
  • Developing and maintaining automated test environments and regression suites
  • Contributing to the continuous improvement of verification methodologies and best practices
  • End-to-end ownership of one or more subsystems or SoC verification and validation flows, including planning, execution, and closure

Requirements:

  • BE or MS degree in Electrical Engineering or Computer Engineering
  • 4-6 years of experience in SoC pre-/post-silicon verification and validation, and bring-up
  • Deep understanding of C, embedded programming, and hardware/software co-validation methodologies
  • Strong knowledge of SoC verification environments, SystemVerilog (SV), and UVM concepts
  • Proven history of developing and executing verification and validation strategies for complex SoCs
  • Experience in verification and validation of industry-standard protocols such as DDR, PCIe, LPDDR, USB, Ethernet, I²C, I3C, SPI, AXI, AHB, and APB
  • Run complex SoC verification and validation scenarios on Palladium/Emulation platforms
  • Must understand and contribute to complex SoC-level testbenches, including UVM, C, and SystemVerilog components
  • Execute verification and validation cases in simulation environments and perform initial debug and root cause analysis
  • Strong experience in bring-up, including board initialization, power-on sequences, processor boot, and system-level debug for both pre- and post-silicon phases
  • Ability to understand and validate complex datapath flows of the controller
  • Hands-on experience in post-silicon ASIC bring-up, validation, and debug
  • Develop firmware, bare-metal tests, and Hardware Abstraction Layer (HAL) code
  • Should have a very good understanding of C, Python, or Perl scripting languages for test automation, data analysis, and tool development
  • Build and maintain validation infrastructure
  • Proficiency in debugging SoC issues across multiple domains (digital logic, firmware, timing, low-power, DFT) using JTAG, trace, waveform capture, and performance counters
  • Run and debug gate-level simulations, power-aware (UPF/CPF) validation, and validate ATE functional patterns
  • Validate and verify performance bottlenecks, traffic generation, and corner-case stress scenarios at the SoC level
  • Apply advanced verification methodologies, including constrained-random, coverage-driven, and assertion-based verification

Additional Information:

Job Posted:
February 18, 2026

Employment Type:
Fulltime
Work Type:
On-site work
Icon
Sandisk - All Job Offers
Job Link Share:
Copy Link Icon
Facebook Icon Twitter Icon LinkedIn Icon

Looking for more opportunities? Search for other job offers that match your skills and interests.

Briefcase Icon

Similar Jobs for Senior Engineer, ASIC Development Engineering

Senior Manager, ASIC Engineering

Manage design & verification team for large, complex high-speed ASICs for HPE's ...
Location
Location
United States , San Jose
Salary
Salary:
148000.00 - 340500.00 USD / Year
https://www.hpe.com/ Logo
Hewlett Packard Enterprise
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • BS/MS in Electrical Engineering or equivalent field
  • Minimum of 10+ years of ASIC experience
  • Prior engineering management experience
  • Strong Verilog, SystemC or C/C++, Perl/shell scripts or Vera programming skills
  • Proven leadership and communication skills
  • Networking experience is highly desirable
  • Track record of successfully managed/lead multiple ASIC's from start to finish
  • Ability to hire, retain and develop high performance teams
Job Responsibility
Job Responsibility
  • Manage design & verification team for large, complex high-speed ASICs for HPE's next generation of networking products
  • Technically lead a team of engineers to successfully deliver chip from specification to tapeout
  • Create and maintain schedule
  • Work closely with logic designers, software developers
  • Mentor junior engineers with the verification flow, strategy
What we offer
What we offer
  • Health & Wellbeing benefits
  • Personal & Professional Development programs
  • Unconditional Inclusion environment
  • Comprehensive benefits suite supporting physical, financial and emotional wellbeing
  • Fulltime
Read More
Arrow Right

Senior ASIC verification Engineer

We are looking for a new ASIC Verification Engineer to become part of the future...
Location
Location
Costa Rica , Heredia
Salary
Salary:
Not provided
https://www.hpe.com/ Logo
Hewlett Packard Enterprise
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelor's or Master's degree in Electrical Engineering, Computer engineering or equivalent
  • 6-10 years of experience in VLSI design, verification, or implementation
  • Expert level proficiency in electrical engineering fundamentals, VLSI principles, digital logic, and computer architecture
  • Expert level analytical and problem solving skills
  • Expert level knowledge of designing VLSI components, integrated circuitry, architectures and algorithms into VLSI solutions
  • Expert level knowledge of a programming and scripting, hardware description language, electronic design automation (EDA), and/or FPGA tools
  • Experience in executive written and verbal communication skills
  • mastery in English and local language
  • Subject matter expertise or discipline leadership as evidenced through patents/publications in the field of VSLI or Electronic/hardware component designs and tools
Job Responsibility
Job Responsibility
  • Provide technical expertise and leads project teams of Electronic and VLSI engineers and internal and outsourced development partners responsible for all stages of VLSI design and development for complex products, solutions, and platforms, including design, validation, and testing
  • Reviews and evaluates designs and project activities for compliance with VLSI technology and development guidelines and standards
  • provides tangible feedback to improve product quality
  • Provides VLSI-specific and technical expertise along with the overall architecture design and platform leadership to cross-organization projects, programs, and activities
  • Provides leadership of project team of other VLSI engineers and internal and outsourced development partners to develop reliable, cost effective and high quality solutions for VLSI prototypes and products
  • Provides guidance and mentoring to less experienced staff members to set an example of VLSI design and development innovation and excellence
  • Participates in and provides input on process for selection of future technical leaders
  • Drives VLSI innovation and integration of new technologies into projects and activities in the design organization
What we offer
What we offer
  • Health & Wellbeing
  • Personal & Professional Development
  • Unconditional Inclusion
  • Fulltime
Read More
Arrow Right

Technologist, ASIC Development Engineering

We are looking for a highly skilled and experienced individual for SoC PD lead p...
Location
Location
India , Bengaluru
Salary
Salary:
Not provided
sandisk.com Logo
Sandisk
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelor’s or master’s degree in electrical engineering, Computer Engineering, or a related field
  • A minimum of 13 to 15 years of experience in leading RTL to GDSII implementation effort across various SoCs
  • Proven ability in technically leading a small/medium-sized team for executing projects preferred
  • Hands-on experience on the entire PD Flow from RTL to GDSII
  • Should have a good understanding of Floor planning, Power Planning, Placement & Optimization, CTS, Routing, Design Convergence, and Sign-off with in-depth expertise in at least one of these domains
  • Working knowledge about OCV, MM/MC optimization and multi-power designs (Level shifters, Isolation cells, etc)
  • Exposure to static timing analysis fixes including automated ECO generation
  • Strong in areas on CTS, Power, Bump planning, Floorplan
  • Experience with tools (e.g., Synopsys FusionCompiler, PrimeTime, Cadence Innovus, Constraints Manager, Redhawk, Calibre etc.) and methodologies
  • Library preparation in any environment (Synopsys, Cadence, etc)
Job Responsibility
Job Responsibility
  • To be responsible for leading RTL-to-GDSII SoC implementation effort
  • To collaborate with cross-functional teams, including Design, Verification, Analog, DFT, SIPI etc.
  • To develop and guide the team members in their work, enhancing their technical capabilities and increasing productivity
  • To ensure process compliance during project execution and enable / participate in technical discussions/reviews
  • To prepare and submit status reports for minimizing exposure and risks on the project or closure of escalations
  • Stay abreast of industry trends and emerging technologies in related fields, and incorporate best practices into the team’s workflow
  • Foster a culture of innovation, collaboration, and continuous improvement
  • Fulltime
Read More
Arrow Right

Senior VLSI/ASIC Verification Engineer

Verifies, Designs, analyzes, develops, modifies and evaluates VLSI/ASIC componen...
Location
Location
United States , Roseville
Salary
Salary:
130500.00 - 300000.00 USD / Year
https://www.hpe.com/ Logo
Hewlett Packard Enterprise
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelor's or Master's degree in Electrical Engineering, Computer engineering or equivalent
  • 6-10 years of experience in VLSI design, verification, or implementation
  • Expert level proficiency in electrical engineering fundamentals, VLSI/ASIC principles, digital logic, and computer architecture
  • Expert level analytical and problem solving skills
  • Expert level knowledge of designing VLSI/ASIC components, integrated circuitry, architectures and algorithms into VLSI/ASIC solutions
  • Expert level knowledge of a programming and scripting, hardware description language, electronic design automation (EDA), and/or FPGA tools
  • Coursework in VLSI/ASIC design or VLSI/ASIC concepts
  • Experience in executive written and verbal communication skills
  • mastery in English and local language
  • Subject matter expertise or discipline leadership as evidenced through patents/publications in the field of VSLI or Electronic/hardware component designs and tools.
Job Responsibility
Job Responsibility
  • Provide technical expertise and leads project teams of Electronic and VLSI/ASIC engineers and internal and outsourced development partners responsible for all stages of VLSI/ASIC design and development for complex products, solutions, and platforms, including design, validation, and testing
  • Reviews and evaluates designs and project activities for compliance with VLSI/ASIC technology and development guidelines and standards
  • provides tangible feedback to improve product quality
  • Provides VLSI/ASIC-specific and technical expertise along with the overall architecture design and platform leadership to cross-organization projects, programs, and activities
  • Provides leadership of project team of other VLSI/ASIC engineers and internal and outsourced development partners to develop reliable, cost effective and high quality solutions for VLSI/ASIC prototypes and products
  • Provides guidance and mentoring to less experienced staff members to set an example of VLSI/ASIC design and development innovation and excellence
  • Participates in and provides input on process for selection of future technical leaders
  • Drives VLSI/ASIC innovation and integration of new technologies into projects and activities in the design organization.
What we offer
What we offer
  • Health & Wellbeing
  • Personal & Professional Development
  • Unconditional Inclusion
  • Fulltime
Read More
Arrow Right

Senior SoC/ASIC Physical Design Engineer

As a Senior SoC/ASIC Physical Design Engineer, you will work on developing and i...
Location
Location
United States , Irvine
Salary
Salary:
Not provided
xcelerium.com Logo
Xcelerium
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • 5+ years of ASIC and/or physical design flow development experience
  • Experience with ASIC physical design, physical design flows and methodologies (i.e., synthesis, place and route, STA, formal verification, CDC or power analysis using industry standard tools)
  • Scripting experience with Python, Tcl, or Perl
  • Experience in extraction of design parameters, QOR metrics, analyzing trends, voltage scaling (SVS, DVFS), and SRAM split rail implementation
  • Strong experience in ASIC/SOC RTL2GDSII physical design and signoff flows
  • Strong experience with Synopsys EDA tools including understanding of their capabilities and underlying algorithms
  • Strong knowledge of deep sub-micron FinFET and CMOS solid state physics
  • Strong knowledge of CMOS digital design principles, basic standard cells their functionality, standard cell libraries
  • Deep understanding of CMOS power dissipation in deep submicron processes leakage/dynamic
  • Familiar with CMOS analog circuit and physical design
Job Responsibility
Job Responsibility
  • Perform partition synthesis and physical implementation steps (e.g. synthesis, floorplanning, power/ground grid generation, place and route, timing, noise, physical verification, electromigration, voltage drop, logic equivalency and other signoff checks)
  • Develop/improve physical design methodologies and automation scripts for various implementation steps
  • Closely collaborate with the ASIC design team to drive architectural feasibility studies, develop timing, power and area design targets, and explore RTL/design tradeoffs
  • Resolve design/timing/congestion and flow issues, identify potential solutions and drive execution/timing/congestion and flow issues, identify potential solutions and drive execution
  • Run, debug, and fix signoff closure issues in static timing analysis (STA), noise, logic equivalency, physical verification, electromigration and voltage drop
  • Fulltime
Read More
Arrow Right

Senior Physical Design Engineer

We are looking for an adaptive, self-motivative physical design engineer to join...
Location
Location
Malaysia , Penang
Salary
Salary:
Not provided
amd.com Logo
AMD
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • MSEE with 2+ years or Bachelor with 5+ years of industrial experience in ASIC design
  • Familiar with Back-End (physical design) EDA tools
  • Hands on experience in large scale ASIC chip physical design
  • Knowledgeable in all aspects of deep submicron ASIC design flow
  • Successfully gone through several complete product development cycles
  • Demonstrate strong problem-solving and work well with cross-functional teams
  • Good listening, writing and speaking English
  • Good communication skills, strong interpersonal skills and flexibility
  • Dedicated, hardworking and good team player
  • Familiar with Unix/Linux environment and good at scripts
Job Responsibility
Job Responsibility
  • Drive and improve AMD's abilities to deliver the MI/Navi series of GPU products to market
Read More
Arrow Right

Senior Physical Design Engineer

As a Senior Physical Design Engineer, you will be responsible for the physical i...
Location
Location
United States , Batavia, Illinois
Salary
Salary:
Not provided
nhanced-semi.com Logo
NHanced Semiconductors
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • US Citizenship
  • 5+ years of experience in physical design, specifically in ASIC, SoC, or advanced packaging (2.5D, 3DIC) technologies
  • Hands-on experience with Git-based version control systems for managing design revisions
  • Experience with timing closure and signal integrity
  • Proficiency in Cadence tools for physical design, timing analysis, and signoff
  • Strong understanding of RTL-to-GDSII flows, including floorplanning, power planning, place-and-route, and timing closure
  • Working knowledge of parasitic extraction (PEX), power integrity (PI), and thermal analysis in multi-die environments
  • Ability to work independently with minimal supervision and drive tasks to completion
  • Excellent verbal and written communication skills for collaboration across engineering teams
  • Strong debugging skills and ability to analyze tool reports, logs, and simulation results
Job Responsibility
Job Responsibility
  • Drive full-chip physical implementation of 2.5D interposer and ASIC designs, including floorplanning, placement, clock tree synthesis (CTS), routing, and optimization
  • Ensure design compliance with timing, power, and area (PPA) requirements, as well as DFM, DRC, and LVS constraints
  • Utilize Cadence tools (Innovus, Virtuoso, Tempus, Voltus, Pegasus, etc.) for physical design, verification, and signoff
  • Develop and execute timing closure strategies, working with STA engineers to meet performance goals
  • Optimize power distribution networks (PDN) and electromigration (EM) reliability in multi-die packaging environments
  • Work with package and system engineers to optimize die-to-die interconnect, bump placement, and TSV integration
  • Collaborate with RTL designers, DFT engineers, and backend teams to ensure seamless integration
  • Implement ECOs (Engineering Change Orders) and efficiently iterate design revisions
  • Utilize Git-based version control workflows for design database management and collaborative development
  • Identify and resolve congestion, signal integrity (SI), and crosstalk issues in complex designs
Read More
Arrow Right

Senior Software Engineer

We are seeking an experienced SONiC Test Framework Engineer to design, build, an...
Location
Location
United States , All
Salary
Salary:
120500.00 - 276500.00 USD / Year
https://www.hpe.com/ Logo
Hewlett Packard Enterprise
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelor's or Master's degree in computer science, Electrical Engineering, or a related field
  • Minimum of 8+ years of work experience is required
  • At least 2 years of hands-on SONiC development/test experience is a must
  • Strong experience with SONiC network operating system
  • Proficient in Python, C/C++
  • Experience with PTF (Packet Test Framework) and SPyTest for network validation
  • Familiarity with Linux internals, docker containers
  • Excellent problem-solving skills and ability to work in a fast-paced, collaborative environment
  • Knowledge of network ASICs and switch hardware architecture
Job Responsibility
Job Responsibility
  • Design, develop, and maintain features and enhancements for the SONiC NOS platform
  • Develop and execute test plans using PTF and SPyTest for infrastructure
  • Debug, troubleshoot, and resolve issues on SONiC platforms
  • Collaborate closely with cross-functional teams including hardware engineers and Test teams
  • Participate in code reviews, architecture discussions, and documentation efforts
  • Contribute to SONiC open-source communities and stay current with the evolving SONiC ecosystem
What we offer
What we offer
  • Health & Wellbeing benefits
  • Personal & Professional Development programs
  • Unconditional Inclusion policy
  • Comprehensive benefits suite supporting physical, financial and emotional wellbeing
  • Fulltime
Read More
Arrow Right
Jobs by Category
Art and Entertainment Jobs Banking Jobs Call Center Jobs Construction Jobs Consulting Jobs Customer Service Jobs Education Jobs Energy Jobs Finance Jobs Gastronomy Jobs Health and Beauty Jobs Hospitality and Tourism Jobs Human Resources Jobs Insurance Jobs IT - Administration Jobs IT - Software Development Jobs Legal Jobs Logistics Jobs Manufacturing Jobs Marketing, Digital Marketing, SEO, SEM Jobs Media Jobs Nursing Jobs Office Administration Jobs Pharmacy Jobs Physical Work Jobs Public Relations Jobs Public Sector Jobs Purchasing Jobs Quality Control Jobs Real Estate Jobs Research and Development Jobs Sales Jobs
Job Positions Jobs by Country
United States Jobs United Kingdom Jobs India Jobs Canada Jobs Australia Jobs Germany Jobs Ireland Jobs Poland Jobs
Company
Blog About Us Contact
Follow Us
Facebook
X (Twitter)
LinkedIn
Instagram
CrawlJobs Group
ITFlashcards AllDevBlogs
© 2026 CrawlJobs Ltd. All Rights Reserved
Terms & Conditions Privacy Policy