CrawlJobs Logo

Senior ASIC verification Engineer

Costa Rica, Heredia · Job Posted June 06, 2025
Apply Position
Job Link Share

Job Description

We are looking for a new ASIC Verification Engineer to become part of the future of our next generation ASICs which will be used in the next Aruba Networking products. The ASIC team is part of our Research and Development Department in Costa Rica, this team has 15+ years delivering ASICs for HPE and Aruba and during these years it has become a top engineering department in Costa Rica.

Job Responsibility

  • Provide technical expertise and leads project teams of Electronic and VLSI engineers and internal and outsourced development partners responsible for all stages of VLSI design and development for complex products, solutions, and platforms, including design, validation, and testing
  • Reviews and evaluates designs and project activities for compliance with VLSI technology and development guidelines and standards
  • provides tangible feedback to improve product quality
  • Provides VLSI-specific and technical expertise along with the overall architecture design and platform leadership to cross-organization projects, programs, and activities
  • Provides leadership of project team of other VLSI engineers and internal and outsourced development partners to develop reliable, cost effective and high quality solutions for VLSI prototypes and products
  • Provides guidance and mentoring to less experienced staff members to set an example of VLSI design and development innovation and excellence
  • Participates in and provides input on process for selection of future technical leaders
  • Drives VLSI innovation and integration of new technologies into projects and activities in the design organization

Requirements

  • Bachelor's or Master's degree in Electrical Engineering, Computer engineering or equivalent
  • 6-10 years of experience in VLSI design, verification, or implementation
  • Expert level proficiency in electrical engineering fundamentals, VLSI principles, digital logic, and computer architecture
  • Expert level analytical and problem solving skills
  • Expert level knowledge of designing VLSI components, integrated circuitry, architectures and algorithms into VLSI solutions
  • Expert level knowledge of a programming and scripting, hardware description language, electronic design automation (EDA), and/or FPGA tools
  • Experience in executive written and verbal communication skills
  • mastery in English and local language
  • Subject matter expertise or discipline leadership as evidenced through patents/publications in the field of VSLI or Electronic/hardware component designs and tools

Nice to have

Accountability, Action Planning, Active Learning, Active Listening, Agile Methodology, Agile Scrum Development, Analytical Thinking, Bias, Coaching, Creativity, Critical Thinking, Cross-Functional Teamwork, Data Analysis Management, Data Collection Management, Data Controls, Design, Design Thinking, Empathy, Follow-Through, Group Problem Solving, Growth Mindset, Intellectual Curiosity, Long Term Planning, Managing Ambiguity

What we offer

  • Health & Wellbeing
  • Personal & Professional Development
  • Unconditional Inclusion

Looking for more opportunities?

Search for other job offers that match your skills and interests.

Similar Jobs for

Senior ASIC verification Engineer

8 matching positions

Senior ASIC Design Verification Engineer

Drive advanced verification using UVM methodology to validate complex ASIC featu...
Location
Location
India , Bengaluru
Salary
Salary:
Not provided
https://www.hpe.com/ Logo
Hewlett Packard Enterprise
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • 15+ years of experience in ASIC Verification using SystemVerilog
  • Strong expertise in UVM (preferred), OVM, or VMM methodologies
  • Experience in constrained-random verification
  • Hands-on experience with ASIC debugging and problem-solving
  • Proficiency with simulation tools like VCS / NC-Sim
  • Strong scripting skills in Perl / Tcl (Python is a plus)
  • Exposure to networking protocols (e.g., Ethernet) is desirable
  • Demonstrated technical leadership and ownership mindset
  • B.E/B.Tech or M.E/M.Tech in Electronics or related field
Job Responsibility
Job Responsibility
  • Drive advanced verification using UVM methodology to validate complex ASIC features
  • Architect and develop block, subsystem, and full-chip verification environments using SystemVerilog and UVM
  • Define, design, and execute verification plans and test suites for ASICs
  • Perform verification using simulation tools (VCS / NC-Sim or equivalent)
  • Own end-to-end verification of large ASIC blocks, including coverage analysis and tape-out sign-off
  • Perform functional coverage, code coverage, and gate-level simulations (GLS)
  • Collaborate with RTL designers for debugging and software teams for bring-up and validation
  • Enhance verification infrastructure through automation using Perl, Python, or Shell scripting
What we offer
What we offer
  • Health & Wellbeing
  • Personal & Professional Development
  • Unconditional Inclusion
  • Fulltime
Read More
Arrow Right

Senior Engineer, ASIC Development Engineering

As a SoC Validation/Verification Engineer, you will play a key role in ensuring ...
Location
Location
India , Bengaluru
Salary
Salary:
Not provided
sandisk.com Logo
Sandisk
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • BE or MS degree in Electrical Engineering or Computer Engineering
  • 4-6 years of experience in SoC pre-/post-silicon verification and validation, and bring-up
  • Deep understanding of C, embedded programming, and hardware/software co-validation methodologies
  • Strong knowledge of SoC verification environments, SystemVerilog (SV), and UVM concepts
  • Proven history of developing and executing verification and validation strategies for complex SoCs
  • Experience in verification and validation of industry-standard protocols such as DDR, PCIe, LPDDR, USB, Ethernet, I²C, I3C, SPI, AXI, AHB, and APB
  • Run complex SoC verification and validation scenarios on Palladium/Emulation platforms
  • Must understand and contribute to complex SoC-level testbenches, including UVM, C, and SystemVerilog components
  • Execute verification and validation cases in simulation environments and perform initial debug and root cause analysis
  • Strong experience in bring-up, including board initialization, power-on sequences, processor boot, and system-level debug for both pre- and post-silicon phases
Job Responsibility
Job Responsibility
  • Understanding complex ASIC specifications to create comprehensive Verification/Validation plans for both pre- and post-silicon validation
  • Independently developing and executing tests for verification and validation
  • Collaborating with cross-functional teams to drive closure of verification and validation activities
  • Signing off on verification and validation deliverables
  • Debugging and root cause analysis of issues found during validation
  • Developing and maintaining automated test environments and regression suites
  • Contributing to the continuous improvement of verification methodologies and best practices
  • End-to-end ownership of one or more subsystems or SoC verification and validation flows, including planning, execution, and closure
  • Fulltime
Read More
Arrow Right

Senior Verification Engineer

System Validation engineers in this group are responsible for driving validation...
Location
Location
India , Bengaluru
Salary
Salary:
Not provided
arm.com Logo
ARM
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • 4-6 Years of Experience
  • Bachelors (BS) or Masters (MS/MSc) in Electronics, Electrical or Computer Engineering
  • Experience of Emulation and system level validation for IPs and sub-systems and ASIC products
  • Emulation build skills and knowledge for a subsystem in at least one emulation system
  • Execution of the design in emulation platform and knowledge of hardware and software interplay
  • Knowledge of Validation test content using C, C++
  • Expertise on hardware behavioral language (Verilog, System Verilog)
  • Exposure to producing validation specifications and documentation describing sophisticated designs
  • Ability to work under time-scale pressure and meet ambitious targets without compromising on quality
  • Understanding of the fundamentals of computer architecture, system IP, memory subsystem, accelerator
Job Responsibility
Job Responsibility
  • Work with project team to understand, review the system requirements and deliver emulator testbench specifications
  • Own the development of validation platform in emulation, debug methodology, developing and implementing the test content, finding bugs, and running various validation checks for IPs (CPUs and SystemIPs), Interfaces (like CHI, PCIe etc.) in emulation environment
  • Guide other members of the team as needed to enable the successful completion of project activities
What we offer
What we offer
  • Health and Wellness
  • Work and Life Success
  • Financial Rewards
  • Development and Support
Read More
Arrow Right

Senior Lead Verification Engineer (Leadership role)

The Infinity Fabric transport layer verification team is looking for an experien...
Location
Location
India , Bangalore
Salary
Salary:
Not provided
amd.com Logo
AMD
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Proficient in IP or Sub-system level ASIC verification
  • Architected and developed complex verification environments and infrastructure, including scripting using Perl, Ruby, Make, or similar
  • Exposure to RTL design, software development, formal verification, or other related domains
  • Experience in UVM TestBench Development for complex designs preferred
  • 15+ years of industry experience is preferred
  • Bachelor’s or master’s degree in Electronics or Electrical or Computer engineering
Job Responsibility
Job Responsibility
  • Develop and enhance System Verilog / UVM-based testbenches to verify new features for client, server, graphics, and semi-custom interconnects
  • Interact with architects, RTL designers, performance engineers, and post-silicon validation engineers to develop deep expertise in the Infinity Fabric architecture
  • Understand TestBench Architecture and develop expertise in TestBench Verification Components
  • Mentor junior engineers
Read More
Arrow Right

Senior Design Verification Engineer – Security IP

WHAT YOU DO AT AMD CHANGES EVERYTHING. At AMD, our mission is to build great pro...
Location
Location
India , Bangalore
Salary
Salary:
Not provided
amd.com Logo
AMD
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • BSc with a minimum of equivalent 5 years relevant experience
  • or MSc with a minimum of equivalent 3 years
  • or PhD in a directly related research area and a minimum of 1 year
  • A minimum of equivalent 10 years relevant experience if as advanced level team members
  • Proven understanding of MP subsystem and/or common hardware datapath accelerator architectures as well as deep knowledge of applicable state-of-art verification methodology and best practices, if as advanced level team members
  • Proficient in System Verilog, object oriented programming, and scripting (using Ruby, Perl, Python and Makefile)
  • Proven skills in creating UVC and other UVM components. Experience with C-DPI and Formal Verification techniques are valuable assets
  • Excellent understanding of standard bus/interface protocols (i.e. AXI, AHB, AMBA)
  • Proven experience with ASIC verification tools: simulation, debugging, linting, power aware simulation, etc.
  • Relevant design domain specific knowledge and technical leadership capability required for advanced level candidates
Job Responsibility
Job Responsibility
  • Develop and maintain block level IP and MP subsystem verification architecture, testbenches, test methodology and infrastructure
  • Develop and debug test plans using SystemVerilog/UVM constrained-random test methodology, C-DPI directed test methodology, formal proof verification methodology, and using object-oriented programming (OOP) techniques to implement/maintain testbenches and tests
  • Triage regressions, debug simulations, analyze coverage, work/resolve technical issues with design, verification and other teams to achieve verification closure
  • Participate in MP subsystem specification, influence IP micro-architecture development (design for verification aspect), design and execute reusable test methodology across individual MP subsystems
  • Debug and solve integration issues with SoC Integration and SoC DV teams
  • Provide technical leadership in verification methodology development and critical problem resolution if as advanced level team members
  • Provide project execution leadership in term of technical assignment ownership, technical mentorship, task planning through divide and conquer, task progress reporting and forecasting if as advanced level team members
  • Fulltime
Read More
Arrow Right

Infinity Fabric Senior Staff Verification Engineer

WHAT YOU DO AT AMD CHANGES EVERYTHING At AMD, our mission is to build great pr...
Location
Location
United States , Santa Clara
Salary
Salary:
200000.00 - 300000.00 USD / Year
amd.com Logo
AMD
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Proficient in IP level ASIC verification
  • Proficient in debugging firmware and RTL code using simulation tools
  • Proficient in using UVM testbenches and working in Linux and Windows environments
  • Experienced with Verilog, System Verilog, C, and C++
  • Developing UVM based verification frameworks and testbenches, processes and flows
  • Automating workflows in a distributed compute environment
  • Exposure to simulation profile, efficiency improvement, acceleration, HLS tools/process
  • Good understanding and hands-on experience in the UVM concepts and SystemVerilog language
  • Good working knowledge of SystemC and TLM with some related experience
  • Scripting language experience: Perl, Ruby, Makefile, shell preferred
Job Responsibility
Job Responsibility
  • Define and drive verification strategy for complex GPU features or subsystems with cross‑project and cross‑product impact
  • Partner with architects, RTL, and firmware leads to influence feature definition, implementation approach, and verification readiness early in the design cycle
  • Own verification planning and execution for technically critical areas, including risk identification, trade‑off analysis, and mitigation strategies
  • Lead development of robust, scalable verification environments and methodologies, including directed and constrained‑random testing using SystemVerilog and UVM
  • Solve complex, ambiguous verification challenges, often requiring new approaches or extensions to existing processes and infrastructure
  • Analyze functional and code coverage at a system level, driving coverage closure strategies that balance quality, schedule, and compute efficiency
  • Drive improvements to verification processes, tools, and workflows that increase productivity, quality, or execution efficiency across teams
  • Coordinate and technically lead small verification efforts within larger programs, aligning stakeholders and delivering on shared objectives
  • Mentor and coach junior and senior engineers, acting as a go‑to technical resource and influencing best practices across the organization
What we offer
What we offer
  • Benefits offered are described: AMD benefits at a glance
  • Fulltime
Read More
Arrow Right

Senior Design Verification Engineer – Graphics & Multimedia IP

The focus of this role is to plan, build, and execute the verification of new an...
Location
Location
India , Hyderabad
Salary
Salary:
Not provided
amd.com Logo
AMD
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Proficient in IP level ASIC verification
  • Proficient in debugging firmware and RTL code using simulation tools
  • Proficient in using UVM testbenches and working in Linux and Windows environments
  • Experienced with Verilog, System Verilog, C, and C++
  • Graphics pipeline knowledge
  • Developing UVM based verification frameworks and testbenches, processes and flows
  • Automating workflows in a distributed compute environment
  • Exposure to simulation profile, efficiency improvement, acceleration, HLS tools/process
  • Strong background in the C++ language, preferably on Linux with exposure to Windows platform
  • Good understanding and hands-on experience in the UVM concepts and SystemVerilog language
Job Responsibility
Job Responsibility
  • Collaborate with architects, hardware engineers, and firmware engineers to understand the new features to be verified
  • Build test plan documentation, accounting for interactions with other features, the hardware, the firmware, and the software driver use cases
  • Estimate the time required to write the new feature tests and any required changes to the test environment
  • Build the directed and random verification tests
  • Debug test failures to determine the root cause
  • work with RTL and firmware engineers to resolve design defects and correct any test issues
  • Review functional and code coverage metrics – modify or add tests or constrain random tests to meet the coverage requirements
  • Fulltime
Read More
Arrow Right

Senior SoC Verification Engineer

Microsoft Silicon, Cloud Hardware, and Infrastructure Engineering (SCHIE) is the...
Location
Location
United States , Redmond
Salary
Salary:
119800.00 - 234700.00 USD / Year
https://www.microsoft.com/ Logo
Microsoft Corporation
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Doctorate in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 1+ year(s) technical engineering experience
  • Master's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 4+ years technical engineering experience
  • Bachelor's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 5+ years technical engineering experience
  • Ability to meet Microsoft, customer and/or government security screening requirements
  • This position will be required to pass the Microsoft Cloud Background Check upon hire/transfer and every two years thereafter
  • This role will require access to information that is controlled for export under export control regulations
  • As a condition of employment, the successful candidate will be required to provide either proof of their country of citizenship or proof of their US. residency or other protected status
  • To meet this legal requirement, and as a condition of employment, the successful candidate’s citizenship will be verified with a valid passport
Job Responsibility
Job Responsibility
  • Establish yourself as an integral member of a pre-silicon verification and post-silicon validation team for the development of custom Intellectual Property (IP) components
  • Define pre-Si verification (simulation/emulation/FPGA-testing) and post-Si validation strategies
  • Execute end-to-end verification plans at sub-system or system level
  • C/C++ based test bench infrastructure and test development, debugging and driving final verification milestones
  • Support basic firmware development for industry standard CPUs
  • Silicon validation test planning, silicon bring-up and validation activities
  • Collaborate across verification teams on vertical and horizontal reuse of components
  • Interact with Architecture, Design, Firmware/Software, Product Engineering, Program Management and third party vendor teams to ensure pre-and-post-Si testing is comprehensive
  • Provide technical leadership through mentorship and teamwork
  • Adopt new AI based tools and agents for efficient execution
  • Fulltime
Read More
Arrow Right