CrawlJobs Logo

Senior ASIC Design Verification Engineer

https://www.hpe.com/ Logo

Hewlett Packard Enterprise

Location Icon

Location:
India , Bengaluru

Category Icon
Category:
IT - Software Development

Job Type Icon

Contract Type:
Employment contract

Salary Icon

Salary:

Not provided
Save Job
Save Icon
Apply Position

Job Description:

Drive advanced verification using UVM methodology to validate complex ASIC features. Architect and develop block, subsystem, and full-chip verification environments using SystemVerilog and UVM. Define, design, and execute verification plans and test suites for ASICs. Perform verification using simulation tools (VCS / NC-Sim or equivalent). Own end-to-end verification of large ASIC blocks, including coverage analysis and tape-out sign-off. Perform functional coverage, code coverage, and gate-level simulations (GLS). Collaborate with RTL designers for debugging and software teams for bring-up and validation. Enhance verification infrastructure through automation using Perl, Python, or Shell scripting.

Job Responsibility:

  • Drive advanced verification using UVM methodology to validate complex ASIC features
  • Architect and develop block, subsystem, and full-chip verification environments using SystemVerilog and UVM
  • Define, design, and execute verification plans and test suites for ASICs
  • Perform verification using simulation tools (VCS / NC-Sim or equivalent)
  • Own end-to-end verification of large ASIC blocks, including coverage analysis and tape-out sign-off
  • Perform functional coverage, code coverage, and gate-level simulations (GLS)
  • Collaborate with RTL designers for debugging and software teams for bring-up and validation
  • Enhance verification infrastructure through automation using Perl, Python, or Shell scripting

Requirements:

  • 15+ years of experience in ASIC Verification using SystemVerilog
  • Strong expertise in UVM (preferred), OVM, or VMM methodologies
  • Experience in constrained-random verification
  • Hands-on experience with ASIC debugging and problem-solving
  • Proficiency with simulation tools like VCS / NC-Sim
  • Strong scripting skills in Perl / Tcl (Python is a plus)
  • Exposure to networking protocols (e.g., Ethernet) is desirable
  • Demonstrated technical leadership and ownership mindset
  • B.E/B.Tech or M.E/M.Tech in Electronics or related field

Nice to have:

  • Python is a plus
  • Exposure to networking protocols (e.g., Ethernet) is desirable
What we offer:
  • Health & Wellbeing
  • Personal & Professional Development
  • Unconditional Inclusion

Additional Information:

Job Posted:
May 04, 2026

Employment Type:
Fulltime
Work Type:
On-site work
Icon
Hewlett Packard Enterprise - All Job Offers
Job Link Share:
Copy Link Icon
Facebook Icon Twitter Icon LinkedIn Icon

Looking for more opportunities? Search for other job offers that match your skills and interests.

Briefcase Icon

Similar Jobs for Senior ASIC Design Verification Engineer

Senior VLSI/ASIC Verification Engineer

Verifies, Designs, analyzes, develops, modifies and evaluates VLSI/ASIC componen...
Location
Location
United States , Roseville
Salary
Salary:
130500.00 - 300000.00 USD / Year
https://www.hpe.com/ Logo
Hewlett Packard Enterprise
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelor's or Master's degree in Electrical Engineering, Computer engineering or equivalent
  • 6-10 years of experience in VLSI design, verification, or implementation
  • Expert level proficiency in electrical engineering fundamentals, VLSI/ASIC principles, digital logic, and computer architecture
  • Expert level analytical and problem solving skills
  • Expert level knowledge of designing VLSI/ASIC components, integrated circuitry, architectures and algorithms into VLSI/ASIC solutions
  • Expert level knowledge of a programming and scripting, hardware description language, electronic design automation (EDA), and/or FPGA tools
  • Coursework in VLSI/ASIC design or VLSI/ASIC concepts
  • Experience in executive written and verbal communication skills
  • mastery in English and local language
  • Subject matter expertise or discipline leadership as evidenced through patents/publications in the field of VSLI or Electronic/hardware component designs and tools.
Job Responsibility
Job Responsibility
  • Provide technical expertise and leads project teams of Electronic and VLSI/ASIC engineers and internal and outsourced development partners responsible for all stages of VLSI/ASIC design and development for complex products, solutions, and platforms, including design, validation, and testing
  • Reviews and evaluates designs and project activities for compliance with VLSI/ASIC technology and development guidelines and standards
  • provides tangible feedback to improve product quality
  • Provides VLSI/ASIC-specific and technical expertise along with the overall architecture design and platform leadership to cross-organization projects, programs, and activities
  • Provides leadership of project team of other VLSI/ASIC engineers and internal and outsourced development partners to develop reliable, cost effective and high quality solutions for VLSI/ASIC prototypes and products
  • Provides guidance and mentoring to less experienced staff members to set an example of VLSI/ASIC design and development innovation and excellence
  • Participates in and provides input on process for selection of future technical leaders
  • Drives VLSI/ASIC innovation and integration of new technologies into projects and activities in the design organization.
What we offer
What we offer
  • Health & Wellbeing
  • Personal & Professional Development
  • Unconditional Inclusion
  • Fulltime
Read More
Arrow Right

Senior ASIC verification Engineer

We are looking for a new ASIC Verification Engineer to become part of the future...
Location
Location
Costa Rica , Heredia
Salary
Salary:
Not provided
https://www.hpe.com/ Logo
Hewlett Packard Enterprise
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelor's or Master's degree in Electrical Engineering, Computer engineering or equivalent
  • 6-10 years of experience in VLSI design, verification, or implementation
  • Expert level proficiency in electrical engineering fundamentals, VLSI principles, digital logic, and computer architecture
  • Expert level analytical and problem solving skills
  • Expert level knowledge of designing VLSI components, integrated circuitry, architectures and algorithms into VLSI solutions
  • Expert level knowledge of a programming and scripting, hardware description language, electronic design automation (EDA), and/or FPGA tools
  • Experience in executive written and verbal communication skills
  • mastery in English and local language
  • Subject matter expertise or discipline leadership as evidenced through patents/publications in the field of VSLI or Electronic/hardware component designs and tools
Job Responsibility
Job Responsibility
  • Provide technical expertise and leads project teams of Electronic and VLSI engineers and internal and outsourced development partners responsible for all stages of VLSI design and development for complex products, solutions, and platforms, including design, validation, and testing
  • Reviews and evaluates designs and project activities for compliance with VLSI technology and development guidelines and standards
  • provides tangible feedback to improve product quality
  • Provides VLSI-specific and technical expertise along with the overall architecture design and platform leadership to cross-organization projects, programs, and activities
  • Provides leadership of project team of other VLSI engineers and internal and outsourced development partners to develop reliable, cost effective and high quality solutions for VLSI prototypes and products
  • Provides guidance and mentoring to less experienced staff members to set an example of VLSI design and development innovation and excellence
  • Participates in and provides input on process for selection of future technical leaders
  • Drives VLSI innovation and integration of new technologies into projects and activities in the design organization
What we offer
What we offer
  • Health & Wellbeing
  • Personal & Professional Development
  • Unconditional Inclusion
  • Fulltime
Read More
Arrow Right

Senior Manager, ASIC Engineering

Manage design & verification team for large, complex high-speed ASICs for HPE's ...
Location
Location
United States , San Jose
Salary
Salary:
148000.00 - 340500.00 USD / Year
https://www.hpe.com/ Logo
Hewlett Packard Enterprise
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • BS/MS in Electrical Engineering or equivalent field
  • Minimum of 10+ years of ASIC experience
  • Prior engineering management experience
  • Strong Verilog, SystemC or C/C++, Perl/shell scripts or Vera programming skills
  • Proven leadership and communication skills
  • Networking experience is highly desirable
  • Track record of successfully managed/lead multiple ASIC's from start to finish
  • Ability to hire, retain and develop high performance teams
Job Responsibility
Job Responsibility
  • Manage design & verification team for large, complex high-speed ASICs for HPE's next generation of networking products
  • Technically lead a team of engineers to successfully deliver chip from specification to tapeout
  • Create and maintain schedule
  • Work closely with logic designers, software developers
  • Mentor junior engineers with the verification flow, strategy
What we offer
What we offer
  • Health & Wellbeing benefits
  • Personal & Professional Development programs
  • Unconditional Inclusion environment
  • Comprehensive benefits suite supporting physical, financial and emotional wellbeing
  • Fulltime
Read More
Arrow Right

Senior Physical Design Engineer

As a Senior Physical Design Engineer, you will be responsible for the physical i...
Location
Location
United States , Batavia, Illinois
Salary
Salary:
Not provided
nhanced-semi.com Logo
NHanced Semiconductors
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • US Citizenship
  • 5+ years of experience in physical design, specifically in ASIC, SoC, or advanced packaging (2.5D, 3DIC) technologies
  • Hands-on experience with Git-based version control systems for managing design revisions
  • Experience with timing closure and signal integrity
  • Proficiency in Cadence tools for physical design, timing analysis, and signoff
  • Strong understanding of RTL-to-GDSII flows, including floorplanning, power planning, place-and-route, and timing closure
  • Working knowledge of parasitic extraction (PEX), power integrity (PI), and thermal analysis in multi-die environments
  • Ability to work independently with minimal supervision and drive tasks to completion
  • Excellent verbal and written communication skills for collaboration across engineering teams
  • Strong debugging skills and ability to analyze tool reports, logs, and simulation results
Job Responsibility
Job Responsibility
  • Drive full-chip physical implementation of 2.5D interposer and ASIC designs, including floorplanning, placement, clock tree synthesis (CTS), routing, and optimization
  • Ensure design compliance with timing, power, and area (PPA) requirements, as well as DFM, DRC, and LVS constraints
  • Utilize Cadence tools (Innovus, Virtuoso, Tempus, Voltus, Pegasus, etc.) for physical design, verification, and signoff
  • Develop and execute timing closure strategies, working with STA engineers to meet performance goals
  • Optimize power distribution networks (PDN) and electromigration (EM) reliability in multi-die packaging environments
  • Work with package and system engineers to optimize die-to-die interconnect, bump placement, and TSV integration
  • Collaborate with RTL designers, DFT engineers, and backend teams to ensure seamless integration
  • Implement ECOs (Engineering Change Orders) and efficiently iterate design revisions
  • Utilize Git-based version control workflows for design database management and collaborative development
  • Identify and resolve congestion, signal integrity (SI), and crosstalk issues in complex designs
Read More
Arrow Right

Senior SoC/ASIC Physical Design Engineer

As a Senior SoC/ASIC Physical Design Engineer, you will work on developing and i...
Location
Location
United States , Irvine
Salary
Salary:
Not provided
xcelerium.com Logo
Xcelerium
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • 5+ years of ASIC and/or physical design flow development experience
  • Experience with ASIC physical design, physical design flows and methodologies (i.e., synthesis, place and route, STA, formal verification, CDC or power analysis using industry standard tools)
  • Scripting experience with Python, Tcl, or Perl
  • Experience in extraction of design parameters, QOR metrics, analyzing trends, voltage scaling (SVS, DVFS), and SRAM split rail implementation
  • Strong experience in ASIC/SOC RTL2GDSII physical design and signoff flows
  • Strong experience with Synopsys EDA tools including understanding of their capabilities and underlying algorithms
  • Strong knowledge of deep sub-micron FinFET and CMOS solid state physics
  • Strong knowledge of CMOS digital design principles, basic standard cells their functionality, standard cell libraries
  • Deep understanding of CMOS power dissipation in deep submicron processes leakage/dynamic
  • Familiar with CMOS analog circuit and physical design
Job Responsibility
Job Responsibility
  • Perform partition synthesis and physical implementation steps (e.g. synthesis, floorplanning, power/ground grid generation, place and route, timing, noise, physical verification, electromigration, voltage drop, logic equivalency and other signoff checks)
  • Develop/improve physical design methodologies and automation scripts for various implementation steps
  • Closely collaborate with the ASIC design team to drive architectural feasibility studies, develop timing, power and area design targets, and explore RTL/design tradeoffs
  • Resolve design/timing/congestion and flow issues, identify potential solutions and drive execution/timing/congestion and flow issues, identify potential solutions and drive execution
  • Run, debug, and fix signoff closure issues in static timing analysis (STA), noise, logic equivalency, physical verification, electromigration and voltage drop
  • Fulltime
Read More
Arrow Right

Technologist, ASIC Development Engineering

We are looking for a highly skilled and experienced individual for SoC PD lead p...
Location
Location
India , Bengaluru
Salary
Salary:
Not provided
sandisk.com Logo
Sandisk
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelor’s or master’s degree in electrical engineering, Computer Engineering, or a related field
  • A minimum of 13 to 15 years of experience in leading RTL to GDSII implementation effort across various SoCs
  • Proven ability in technically leading a small/medium-sized team for executing projects preferred
  • Hands-on experience on the entire PD Flow from RTL to GDSII
  • Should have a good understanding of Floor planning, Power Planning, Placement & Optimization, CTS, Routing, Design Convergence, and Sign-off with in-depth expertise in at least one of these domains
  • Working knowledge about OCV, MM/MC optimization and multi-power designs (Level shifters, Isolation cells, etc)
  • Exposure to static timing analysis fixes including automated ECO generation
  • Strong in areas on CTS, Power, Bump planning, Floorplan
  • Experience with tools (e.g., Synopsys FusionCompiler, PrimeTime, Cadence Innovus, Constraints Manager, Redhawk, Calibre etc.) and methodologies
  • Library preparation in any environment (Synopsys, Cadence, etc)
Job Responsibility
Job Responsibility
  • To be responsible for leading RTL-to-GDSII SoC implementation effort
  • To collaborate with cross-functional teams, including Design, Verification, Analog, DFT, SIPI etc.
  • To develop and guide the team members in their work, enhancing their technical capabilities and increasing productivity
  • To ensure process compliance during project execution and enable / participate in technical discussions/reviews
  • To prepare and submit status reports for minimizing exposure and risks on the project or closure of escalations
  • Stay abreast of industry trends and emerging technologies in related fields, and incorporate best practices into the team’s workflow
  • Foster a culture of innovation, collaboration, and continuous improvement
  • Fulltime
Read More
Arrow Right

Lead IP/SOC Verification

In this high-profile role, the Lead IP/SOC Verification will be the overall desi...
Location
Location
United States , Folsom
Salary
Salary:
171200.00 - 256800.00 USD / Year
amd.com Logo
AMD
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Experience focused on IP and/or SOC verification with successful completion of multiple ASICs that are in production
  • Requires proven track record in technical leadership. This includes planning, execution, tracking, verification closure, and delivery to programs
  • Requires strong experience with development of UVM, SystemVerilog, C/C++ and Scripting Languages
  • Requires strong understanding of state of the art of verification techniques, including assertion and metric-driven verification
  • Good understanding of code and functional coverage, ability to influence coverage improvement with design and verification teams
  • Good understanding of requirements management, documentation management, and defect management
  • Ability to grasp concepts during discussions and turn minutes into action items
  • Able to communicate concepts and processes with stakeholders
  • Analytical, self-motivated, organized, detailed-oriented and results-oriented
  • Excellent interpersonal skills including the ability to work well with multiple people and teams, ability to communicate progress to team members on a regular basis
Job Responsibility
Job Responsibility
  • Closely work with designers and architect to come up with features, verification and execution plans
  • Own and lead verification quality for GFXIP projects
  • Engage with IP and SOC teams to drive closure to verification strategy
  • Working with architects and verification leads and driving quality test plan specifications
  • Collaborate with architects, hardware engineers, and firmware engineers to understand the complex features and impact to System level/SOC environment
  • Developing verification strategy, infrastructure and needed improvements
  • Driving Pre and post Si verification closure to meet schedule with quality
  • Leading Post Si verification activities to drive triage with FW, SW, IP, SOC and various teams. Plug holes appropriately to improve quality of the IP
  • Working with each domain (sub-system) lead and guide them to get better quality and verification outcome
  • Automating workflows in a distributed compute environment
  • Fulltime
Read More
Arrow Right

Senior Security Design Engineer

Our Hardware Engineers at Synopsys are responsible for designing and developing ...
Location
Location
Portugal , Moreira, Porto
Salary
Salary:
Not provided
synopsys.com Logo
Synopsis Engineering
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Knowledge about RTL design of hardware IP components
  • 5+ years’ experience in RTL design or verification of hardware IP components
  • Knowledge of ASIC verification using System Verilog, UVM, or Verilog
  • Ability to create detailed specifications for test environments
  • MSc or PhD in Electrical Engineering or Computer Science
  • Strong understanding of IC Design flows and exceptional problem-solving and debugging skills
  • A strong communicator with excellent written and verbal skills
  • A team player who thrives in a collaborative international environment
  • An innovative thinker who is passionate about technology and continuous improvement
  • Detail-oriented and committed to delivering high-quality work
Job Responsibility
Job Responsibility
  • Designing and implementing RTL in Verilog and/or System Verilog for Security Applications
  • Creating and designing test environments for digital hardware Security IP cores and subsystems using System Verilog and UVM
  • Conducting hardware verification of IP cores and subsystems utilizing modern verification techniques such as UVM or formal verification
  • Collaborating with hardware and software security experts to perform functional and performance analysis of embedded hardware/software IP solutions
  • Working within an international team setup, contributing to global projects
  • Ensuring adherence to high-quality standards and best practices in digital design and verification processes
What we offer
What we offer
  • Comprehensive medical and healthcare plans that work for you and your family
  • In addition to company holidays, we have ETO and FTO Programs
  • Maternity and paternity leave, parenting resources, adoption and surrogacy assistance, and more
  • Purchase Synopsys common stock at a 15% discount, with a 24 month look-back
  • Save for your future with our retirement plans that vary by region and country
  • Competitive salaries
  • Fulltime
Read More
Arrow Right