CrawlJobs Logo

Senior Analog Mixed-Signal Design Engineer

scalinx.com Logo

SCALINX

Location Icon

Location:
France , Paris ▼

Category Icon
Category:
IT - Software Development

Job Type Icon

Contract Type:
Not provided

Salary Icon

Salary:

Not provided
Save Job
Save Icon
Apply Position

Job Description:

We are looking for an experienced and highly driven Senior Analog Mixed-Signal Design Engineer to join our silicon development team. In this role, you will architect and design high-performance analog and mixed-signal integrated circuits for state-of-the-art data converter products. You will drive the development of novel circuit topologies, execute detailed transistor-level implementations, and lead silicon validation activities, while mentoring junior engineers. This is a key technical leadership position requiring deep analog expertise, strong hands-on design capability, and exceptional cross-functional collaboration skills to ensure first-pass silicon success.

Job Responsibility:

  • Lead the architecture definition and transistor-level design of high-performance analog and mixed-signal blocks including ADCs, DACs, PLLs, LDOs, bandgaps, amplifiers, comparators, clocking circuits, and complete data converter subsystems
  • Partner with system engineers and architects to translate system-level requirements into detailed circuit specifications and robust design implementations
  • Perform comprehensive transistor-level simulations and verification
  • Drive top-level integration of analog and mixed-signal subsystems
  • Collaborate closely with layout engineers to ensure optimal floorplanning, symmetry, matching, shielding, and parasitic-aware design techniques
  • Conduct post-layout simulations
  • Support silicon bring-up, lab validation, characterization, and root-cause debugging
  • Analyze silicon measurement results, ensure correlation with simulations
  • Contribute to and lead technical design reviews, risk assessments, and comprehensive documentation
  • Collaborate cross-functionally with digital design, verification, product engineering, and test teams
  • Provide strong technical leadership, mentor junior engineers, and continuously improve design methodologies

Requirements:

  • Proven track record of architecting, designing, and bringing to production multiple complex analog/mixed-signal ICs in advanced CMOS technologies
  • Deep expertise in high-speed, low-noise, and high-linearity analog circuit design
  • Strong technical leadership with a clear ownership mindset and accountability for deliverables
  • Excellent analytical, problem-solving, and debugging skills
  • Ability to mentor junior engineers and elevate overall team technical capability
  • Master's or PhD degree in Electrical Engineering or a related field, with a strong focus on analog/mixed-signal IC design
  • 10+ years of hands-on experience in analog/mixed-signal IC design in deep submicron CMOS technologies
  • Strong foundation in analog fundamentals including device physics, noise analysis, linearity, stability, mismatch, yield, and reliability
  • Extensive experience with transistor-level circuit design and simulation tools within the Cadence design suite (e.g., Virtuoso, Spectre), including corner and statistical verification methodologies
  • Proven experience designing high-performance blocks such as data converters, clocking circuits (PLLs/DLLs), high-speed interfaces, or precision analog front-ends
  • Deep understanding of layout-dependent effects, matching strategies, parasitic extraction flows, and analog layout best practices
  • Hands-on experience with silicon lab validation, characterization setups, and systematic debugging methodologies
  • Familiarity with ESD, latch-up, reliability qualification, and production test considerations
  • Strong communication skills with the ability to work effectively in cross-functional and multicultural teams (English required)
  • Demonstrated ability to take full ownership of complex design blocks from concept definition through silicon validation and production release

Additional Information:

Job Posted:
March 04, 2026

Employment Type:
Fulltime
Work Type:
On-site work
Icon
SCALINX - All Job Offers
Job Link Share:
Copy Link Icon
Facebook Icon Twitter Icon LinkedIn Icon
PREMIUM
More languages and countries
+ Unlock 31698 hidden job offers
Languages
English Čeština Deutsch Ελληνικά Español Français +15
Countries
United States United Kingdom India Canada Australia +
See plans
Plans from $2.99 / month

Looking for more opportunities? Search for other job offers that match your skills and interests.

Briefcase Icon

Similar Jobs for Senior Analog Mixed-Signal Design Engineer

Senior Analog Design Engineer

We are the global test and automation specialists, powering next-generation tech...
Location
Location
United States , Agoura Hills
Salary
Salary:
123100.00 - 193900.00 USD / Year
teradyne.com Logo
Teradyne
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • MSEE with 5 years of experience or PhD in electrical engineering with 3 years experience in the design and characterization of multiple, high frequency and high scale of integration mixed signal integrated circuits
  • Thorough knowledge of high frequency, broad-band Analog Mixed-Signal IC design – both electrical and physical design
  • Desire experience in design of VCOs, PLLs, DLLs, ADCs, DACs, clock and data recovery, broadband amplifiers, bias generators, clock distribution networks, high frequency I/Os, high frequency CML designs, high voltage, power circuits
  • Solid understanding of CMOS semiconductor device physics and device modeling
  • Solid understanding of electromagnetic theory
  • Solid understanding of transmission line theory
  • Solid understanding of thermal effects of various circuit topologies and different package types
  • Involvement in all phases of multiple IC developments from specification to product introduction
  • Solid understanding and experience with IC characterization at high frequencies using high speed sampling oscilloscopes, spectrum analyzers, VNAs, signal sources
  • Solid understanding of working with PDKs
Job Responsibility
Job Responsibility
  • Develop detailed circuit specifications for mixed signal circuits
  • Conceive circuit architectures and transistor level circuit topologies that satisfy required performance
  • Physical implementation (layout) of high speed circuits, either directly or assisting
  • Optimization of circuits via simulation (with Cadence EDA tools) over all process and operating conditions
  • Integration of circuit elements into large analog/mixed signals ASICs
  • Participation in the characterization of ASIC circuits
What we offer
What we offer
  • medical
  • dental
  • vision
  • Flexible Spending Accounts
  • retirement savings plans
  • life and disability insurance
  • paid vacation & holidays
  • tuition assistance programs
  • Fulltime
Read More
Arrow Right

Senior Quantum Analog Mixed-Signal Verification Engineer

At Microsoft Quantum, we aim to empower science and scientists to solve the worl...
Location
Location
United States , Redmond
Salary
Salary:
119800.00 - 234700.00 USD / Year
https://www.microsoft.com/ Logo
Microsoft Corporation
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Doctorate in Physics, Engineering, or related field AND 1+ year(s) experience in industry or in a research and development environment, could include completion of a post doctoral research position
  • OR Master's Degree in Physics, Engineering, or related field AND 4+ years experience in industry or in a research and development environment
  • OR Bachelor's Degree in Physics, Engineering, or related field AND 6+ years experience in industry or in a research and development environment
  • OR equivalent experience
  • Ability to meet Microsoft, customer and/or government security screening requirements are required for this role. These requirements include, but are not limited to the following specialized security screenings: Microsoft Cloud Background Check: This position will be required to pass the Microsoft Cloud Background Check upon hire/transfer and every two years thereafter.
  • Citizenship & Citizenship Verification: This role will require access to information that is controlled for export under export control regulations, potentially under the U.S. International Traffic in Arms Regulations (ITAR) or Export Administration Regulations (EAR), the EU Dual Use Regulation, and/or other export control regulations. As a condition of employment, the successful candidate will be required to provide either proof of their country of citizenship or proof of their U.S. permanent residency or other protected status (e.g., under 8 U.S.C. § 1324b(a)(3)) for assessment of eligibility to access the export-controlled information. To meet this legal requirement, and as a condition of employment, the successful candidate's citizenship will be verified with a valid passport. Lawful permanent residents, refugees, and asylees may verify status using other documents, where applicable.
  • Ability to leverage AI tools to drive innovation and efficiency (e.g., performance modeling and analysis, research gathering, day to day task automation).
  • Ability to work in an 'AI-first' environment using modern AI tools to accelerate discovery through hardware development.
Job Responsibility
Job Responsibility
  • Own and drive Analog Mixed-Signal (AMS) simulation of complex analog and digital blocks, including building analog block models, preparing and executing test plans, and supporting analog and AMS verification activities through tape-out
  • Integrate analog and digital blocks across multiple SoCs to create a system-wide simulation environment for system-level algorithm modeling
  • Coordinate with Analog Verification Engineers to run block-level and top-level analog and AMS simulations. Document results, present findings, drive design resolution, and provide status reports to track program metrics
  • Build behavioral models for part or all of the analog components to support AMS verification, and provide models for full-chip digital verification
  • Coordinate with internal team members and contractors, including screening and onboarding contractors as needed to complete deliverables
  • Establish standardized AMS verification and modeling methodology with peers
  • Other
  • Embody our culture and values
  • Fulltime
Read More
Arrow Right

Senior Quantum Design Verification Engineer

At Microsoft, our mission is to empower every person and every organization on t...
Location
Location
United States , Redmond
Salary
Salary:
119800.00 - 234700.00 USD / Year
https://www.microsoft.com/ Logo
Microsoft Corporation
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Doctorate in Physics, Engineering, or related field AND 1+ year(s) experience in industry or in a research and development environment, could include completion of a post doctoral research position
  • OR Master's Degree in Physics, Engineering, or related field AND 4+ years experience in industry or in a research and development environment
  • OR Bachelor's Degree in Physics, Engineering, or related field AND 6+ years experience in industry or in a research and development environment
  • OR equivalent experience
  • Ability to meet Microsoft, customer and/or government security screening requirements
  • Microsoft Cloud Background Check
  • proof of citizenship or permanent residency
Job Responsibility
Job Responsibility
  • Define pre-silicon Simulation, post-silicon Validation/Characterization plans for SoC/ intellectual property (IP)
  • coordinate and drive individuals, contingent staff and external vendors towards creating a high-quality design
  • Own and create verification environments and tests for IP level and SoC level designs
  • validate designs in simulation with both pre and post layout RTL/netlists
  • Setup Databases, flows for SoC/IP repositories
  • Setup Bug-Tracking systems
  • Drive Milestone reviews, reports/status
  • Create testplans for pre-silicon simulation verification including for both digital and analog components
  • performing Analog Mixed Signal Simulation models
  • Collaborate with Design for Test (DFT) team to test DFT features
  • Fulltime
Read More
Arrow Right

Senior Analog Design Engineer

The Interface & Custom Circuit Engineering team in AI-Silicon Engineering is see...
Location
Location
India , Bangalore
Salary
Salary:
Not provided
https://www.microsoft.com/ Logo
Microsoft Corporation
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • BSEE or equivalent, MSEE/PhD preferred
  • 7+ years of experience in analog circuit design, through full cycle post BSEE or equivalent
  • Experience with high-speed analog front-end serdes or D2D design (preferably PCIe, UCIe, D-PHY, USB), data-converters, PLLs, Regulators and all associated blocks in analog designs from architecture till silicon validation support
  • Experience in Design partitioning, power/jitter budgeting and timing analysis
  • Knowledge of lower power design techniques, calibration, parasitic extraction, EM/IR/ESD/Aging & Signal Integrity Design
  • Experience with the use of CAD-tools (Cadence, Mentor, Synopsys) for circuit schematic entry, simulations, post layout extractions, Mixed-mode simulations
  • Delivered Analog IP’s successfully in mass production in FinFET processes
  • Experience in mentoring individual engineers
  • Working with multiple stakeholders (arch/design/layout/silicon validation/project managers) to execute full design cycle till silicon
  • Excellent communication skills and self-motivated that can collaborate with larger teams within Microsoft
Job Responsibility
Job Responsibility
  • Lead Analog designs and delivery of cutting edge, high-performance, high-speed, low-power Analog IP designs for interconnectivity solutions and fundamental Analog circuit blocks for various Microsoft products in various process nodes including deep FinFet, following industry best practices
  • Technically deliver complex blocks that will produce schematics, verify in simulation, complete timing/jitter/power budgets and work with mask layout teams to deliver a final IP GDS
  • Coordinate tasks with junior members of the team, develop plans for Analog IP execution, follow processes/methodologies to deliver IP blocks
  • Coordinate bench validation of IP in Silicon, and IP characterization on bench and tester
  • Use established flows/methodologies/processes for execution
  • Work along with other members of the team to deliver IP’s, including project planning, schedule tracking, report generation
  • Interface with RTL, Verification and P&R team
  • Fulltime
Read More
Arrow Right

Senior DSP/Algorithm Design Engineer

As a Senior DSP/Algorithm Design Engineer within the ERA RF Technologies enginee...
Location
Location
Salary
Salary:
Not provided
ERA RF Technologies
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • BSEE or MSEE Degree in Electrical Engineering with an emphasis in digital signal processing or communication theory
  • BSEE+10 years or MSEE+8 years of DSP/Algorithm design
  • In-depth understanding of analytical/mathematical modeling of communication links, ELINT/SIGINT subsystems and related technologies
  • In-depth expertise on communication theory & signal processing related algorithms design (such as multiple access methods, frequency and timing recovery, signal estimation and detection, spread spectrum techniques, adaptive gain control, interference detection and cancellation, RF impairment estimation and correction, channel estimation, equalization, coding theory, etc.)
  • Experience with modeling and validation of digital signal processing algorithms in Matlab/Simulink environment
  • Knowledge of RF transceiver architectures and RF-to-Bits comprehension
  • Proficiency in written and spoken English
  • Ability to learn and apply new information quickly on solution proposals
  • Ability to embrace technological changes and resultant agile workflows
  • Ability to adapt to multi-disciplinary projects and cross-functional team structures
Job Responsibility
Job Responsibility
  • Contribute to defining and identifying system-level specifications, assessing architectural limitations, and engineering constraints
  • Collaborate with system architects, RF engineers, digital design engineers to understand design requirements and ensure seamless integration of subsystems
  • Characterization and analysis of system architectures
  • Conceptual design from requirement analysis
  • Modelling and simulation of DSP signal chains
  • Performance validation of designed DSP blocks
  • Optimization of designed algorithms to meet hardware (FPGA/ASIC/Transceiver etc.) limitations
  • Adaptation of the algorithms into fixed-point and cycle exact designs for HDL implementations
  • Support digital design engineering team on VHDL coding, implementation and validation phases
  • Improve existing algorithms based on information and data collected from field operation on integrated platforms
Read More
Arrow Right

Senior Digital Design Engineer

As a Senior Digital Design Engineer within the ERA RF Technologies engineering t...
Location
Location
Salary
Salary:
Not provided
ERA RF Technologies
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • BSEE or MSEE Degree in Electrical Engineering with an emphasis in digital design or communication theory
  • BSEE+10 years or MSEE+8 years of digital design experience
  • In-depth understanding of analytical/mathematical modeling of communication links, ELINT/SIGINT subsystems and related technologies
  • In-depth expertise on VHDL & Verilog Hardware Description Languages
  • Knowledge of RF transceiver architectures and RF-to-Bits comprehension
  • Proficiency on digital communication systems such as modulation, coding, multiple access methodologies and spread spectrum techniques (DSSS, FHSS)
  • Proficiency in written and spoken English
  • Ability to learn and apply new information quickly on solution proposals
  • Ability to embrace technological changes and resultant agile workflows
  • Ability to adapt to multi-disciplinary projects and cross-functional team structures
Job Responsibility
Job Responsibility
  • Contribute to defining and identifying system-level specifications, assessing architectural limitations, and engineering constraints
  • Collaborate with system architects, RF engineers, DSP/algorithm design engineers to understand design requirements and ensure seamless integration of subsystems
  • Characterization and analysis of system architectures
  • Conceptual design from requirement analysis
  • Modelling and simulation of digital design blocks
  • Design, analyze, integration, test and document digital design blocks that meet the reliability objectives, engineering methodologies and guidelines set by avionic, military and spaceborne standards
  • Participate in the requirements analysis phase to determine design feasibility within time, cost, power, and other additional constraints (size, weight, reliability)
  • Recommend enhancements, improvements, innovations, shortcuts and cost savings to the existing technology and design methodology, and propose the development of effective solutions and prototypes, if/when required
Read More
Arrow Right

Senior Principal Product Definer/Architect

We are seeking a highly experienced and visionary Senior Principal Product Defin...
Location
Location
France , Caen
Salary
Salary:
Not provided
scalinx.com Logo
SCALINX
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Proven track record of defining and architecting complex high-speed, RF, mixed-signal, or SoC products from concept to high-volume production
  • Strong system-level architecture expertise with demonstrated ability to balance performance, power, area, cost, risk, and time-to-market trade-offs
  • Established leadership in cross-functional technical environments, with the ability to influence product direction and strategic decisions
  • Deep understanding of semiconductor markets, ecosystem dynamics, and competitive positioning
  • Excellent ability to translate customer and market insights into clear, structured, and actionable product specifications
  • Master’s or PhD degree in Electrical Engineering, or a related discipline
  • 15+ years of experience in semiconductor product development, with significant experience in product definition and/or system architecture leadership roles
  • Deep expertise across digital, analog, mixed-signal, RF, software, and SoC design methodologies
  • Proven experience defining products integrating high-speed interfaces (e.g., PCIe, USB, Ethernet, UCIe), RF subsystems, connectivity solutions, compute accelerators, or power management architectures
  • Strong understanding of system-level considerations, including signal integrity, power integrity, thermal management, advanced packaging, reliability, and manufacturability
Job Responsibility
Job Responsibility
  • Lead end-to-end product definition activities, including market assessment, competitive benchmarking, product requirement documents (PRDs), and high-level architectural specifications
  • Architect scalable and differentiated semiconductor solutions spanning digital, mixed-signal, RF, software, and heterogeneous SoC platforms
  • Drive architectural feasibility analysis, technology selection, and detailed trade-off studies (PPA, cost structure, integration complexity, risk, and schedule)
  • Engage directly with strategic customers to capture system-level requirements and translate them into compelling silicon solutions
  • Define IP strategy, hardware/software partitioning, integration methodologies, and process node selection aligned with business and technical objectives
  • Mentor and guide engineers and architects, establishing best practices in system architecture and product definition
  • Drive long-term roadmap development and portfolio evolution based on technology trends, customer engagement, and competitive analysis
  • Contribute to business case development, including cost modeling, ROI assessment, pricing alignment, and make-versus-buy evaluations
  • Fulltime
Read More
Arrow Right

Senior Quantum Foundry Technologist & Library Specialist

At Microsoft Quantum, we aim to empower science and scientists to solve the worl...
Location
Location
United States , Redmond
Salary
Salary:
119800.00 - 258000.00 USD / Year
https://www.microsoft.com/ Logo
Microsoft Corporation
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Doctorate in Physics, Engineering, or related field AND 1+ year(s) experience in industry or in a research and development environment, could include completion of a post doctoral research position
  • OR Master's Degree in Physics, Engineering, or related field AND 4+ years experience in industry or in a research and development environment
  • OR Bachelor's Degree in Physics, Engineering, or related field AND 6+ years experience in industry or in a research and development environment
  • OR equivalent experience
  • Ability to meet Microsoft, customer and/or government security screening requirements are required for this role
  • Microsoft Cloud Background Check: This position will be required to pass the Microsoft Cloud Background Check upon hire/transfer and every two years thereafter
  • Citizenship & Citizenship Verification: This role will require access to information that is controlled for export under export control regulations
  • As a condition of employment, the successful candidate will be required to provide either proof of their country of citizenship or proof of their U.S. permanent residency or other protected status for assessment of eligibility to access the export-controlled information
  • Doctorate in Physics, Engineering, or related field AND 3+ years experience in industry or in a research and development environment, could include completion of a post doctoral research position
  • OR Master's Degree in Physics, Engineering, or related field AND 6+ years experience in industry or in a research and development environment
Job Responsibility
Job Responsibility
  • Audit external foundries to find a suitable partner for long-term engagement for Microsoft quantum/cryo silicon programs
  • Evaluate their solutions for materials/process tailoring to match our needs
  • Create long-term evolution plans with vendors for evolving process needs for future quantum products
  • Lead technical interactions with external foundries both in pre-silicon design and post silicon development as well as continuous improvement for Yield and performance during production manufacturing stage to ensure Best-in-class Microsoft first-party silicon
  • Find / define design development libraries and re-characterizations for standard cells and analog design PDKs at cryo temperatures
  • Define and design engineering structure in testchip for technology interception and enablement including data collection, analysis and model-silicon characterization
  • Compile and analyze data using common statistical techniques and effectively present key results along with recommended actions
  • practice continuous improvement and yield optimization and analyze products to ensure manufacturability and data sheet compliance
  • Embody our culture and values
  • Fulltime
Read More
Arrow Right