CrawlJobs Logo

Semiconductor Packaging Engineer

United States, Redmond · Job Posted March 25, 2026
Apply Position
Job Link Share

Job Description

The Semiconductor Packaging Engineer is responsible for developing, executing, and optimizing semiconductor and advanced packaging assembly and integration processes. This role supports the design, fabrication, and validation of advanced electronic packaging solutions for heterogeneous, flexible, and stretchable electronic systems, while collaborating across research, hardware, and manufacturing teams to improve device performance, reliability, and scalability.

Job Responsibility

  • Lead assembly and integration engineering efforts with emphasis on Surface Mount Technology (SMT), Die Bond/Wire Bond processes, and support activities related to molding, laser fabrication, panel or wafer lamination, and component thinning, planarization, and dicing
  • Develop and implement advanced packaging solutions to enable heterogeneous, flexible, and stretchable integration of electronic components and devices
  • Design and oversee internal, external, and hybrid manufacturing workflows to accelerate development, integration, and scale-up of advanced electronic packaging technologies
  • Develop new methods and processes to close technology gaps, improve device performance, and increase manufacturing yield through process innovation and optimization
  • Design and execute experiments (DOE), analyze experimental results, and apply findings to improve packaging processes, device performance, and yield
  • Execute hands-on fabrication workflows using advanced packaging and assembly equipment, identify in-line process issues, and propose solutions or workarounds to improve manufacturing performance
  • Collaborate closely with researchers, hardware engineers, system integration teams, and external manufacturing partners to support the development and production of advanced electronic packaging solutions
  • Support the development and use of high-performance electronic materials in advanced packaging environments
  • Contribute to instrumentation development, process characterization, mechanical or layout design, and data analysis methods used in hardware research and development environments
  • Follow Business Technology policies to protect sensitive data and reduce information security occurrences

Requirements

  • Bachelor’s degree in Mechanical Engineering, Electrical Engineering, Aerospace Engineering, Chemical Engineering, Applied Physics, Materials Science, or related technical field or equivalent professional experience required
  • Minimum of 1+ years of relevant work experience in semiconductor manufacturing, advanced packaging, or related electronics manufacturing environments preferred
  • Strong background in semiconductor or advanced packaging processes, including wafer-level or panel-level manufacturing
  • Hands-on experience working with semiconductor assembly and packaging equipment
  • Experience designing and executing Design of Experiments (DOE), analyzing results, and optimizing manufacturing yield
  • Experience collaborating across research and development, hardware engineering, and manufacturing teams
  • Strong analytical, troubleshooting, and problem-solving skills with an innovation and scalability mindset
  • Experience with advanced packaging technologies such as Flexible Printed Circuits (FPC), Printed Circuit Board Assembly (PCBA), 2.5D/3D integration, or related electronic packaging technologies
  • Experience working with back-end-of-line (BEOL) and advanced packaging processes including technologies such as thinning, grinding, dicing, soldering, eutectic bonding, electrochemical deposition or metal finishing, through-silicon vias (TSV), flip-chip bonding, wire or die bonding, bumping, thermocompression bonding, copper pillar bonding, hybrid bonding, underfill processes, and overmolding or encapsulation
  • Experience handling and integrating thinned electronic components as part of advanced packaging workflows
  • Demonstrated success developing or maturing hardware research processes including instrumentation, characterization, mechanical or layout design, and/or advanced data analysis techniques
  • Experience developing or applying high-performance electronic materials in semiconductor or advanced packaging environments
  • Strong written and verbal English language communication skills
  • Excellent teamwork/interpersonal skills and the ability to communicate effectively
  • Demonstrated ability to work collaboratively, both within and outside one's own work group
  • Demonstrate commitment and adherence to Sigma Design Core Values
  • Pass a post-offer background verification

Nice to have

  • Experience with advanced packaging domains including Flexible Printed Circuits (FPC), Multi-Chip Modules (MCM), System-in-Package (SiP), 2.5D/3D integration, Flexible Hybrid Electronics (FHE), or similar technologies preferred
  • Experience performing reliability testing and failure analysis including die or ball shear testing, wire pull testing, X-ray inspection, C-SAM inspection, thermal cycling, and environmental testing preferred
  • Experience with wearable technologies or technical soft goods preferred
  • Experience with hermetic or MEMS packaging, thermal management materials, or injection/transfer molding processes preferred
  • Experience using Finite Element Analysis (FEA) modeling or simulation tools to accelerate design and prevent failures preferred
  • Experience in System-in-Package (SiP) or Multi-Chip Module (MCM) design, manufacturing, and validation preferred
  • Experience with signal integrity or power integrity simulation tools (e.g., HFSS) and validation preferred

What we offer

  • competitive compensation
  • a 401(k) with up to 4% company match
  • quarterly bonus program
  • 15-days of accrued PTO
  • 9 company paid holidays
  • multiple options for medical insurance
  • dental insurance
  • voluntary benefits: vision, long-term disability, and life insurance

Looking for more opportunities?

Search for other job offers that match your skills and interests.

Similar Jobs for

Semiconductor Packaging Engineer

8 matching positions

Packaging Engineer

This role is critical to sustaining ongoing deliverables and ensuring continuity...
Location
Location
Taiwan , Hsinchu
Salary
Salary:
Not provided
amd.com Logo
AMD
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Min 8 years’ experience in Semiconductor packaging, focusing in the following areas - Test, Mark and Pack process with good knowledge of quality system
  • Strong technical knowledge on marking technology and vision inspection machine technology is an advantage
  • Experience in NPI / DFM and product shipping packaging qualification
  • Supplier management experience (OSAT) preferred
  • Experience with 8D problem solving techniques
  • Familiar with statistical control tools, DOE and JMP and basic Autocad
  • Use of AI tools (Example Copilot, Snowflake)
  • Bachelor/MS degree in Mechanical or Material or Manufacturing Engineering
  • Creative, highly motivated self-driven individual with the demonstrated ability to independently complete complex engineering tasks
  • Excellent cross functional project management, communication, and presentation skills
Job Responsibility
Job Responsibility
  • Manage New Product Introduction activities and Product Ramp Up monitoring for post-test processes by working closely with AMD internal stakeholders
  • Co-work with AMD internal stakeholders and drive risk assessment, processing requirement definition and qualification for new products and/or processes at external manufacturing facilities for Mark / Inspection / Pack
  • Depth and breadth of considerations and validation to allow seamless execution of new product bringup and LVM production ramp
  • Proactively communicate task assignments/status to responsible parties and ensure schedule control with quality validation
  • Manage external manufacturing sites to ensure parts are manufactured to product specifications and achievement of product manufacturing KPI
  • Drive external manufacturing sites on issue resolution / opportunities for improvement supporting on process improvement and quality enhancement
  • Drive external manufacturing sites on technical cause and improvement for quality excursion resolution feedback from end customers
  • Timely execution of projects and special work requests, with comprehensive reports and analysis
  • Manage and execute Engineering change management / change controls and BOM changes
  • Uses of AI tools in achieving Product Performance Optimization & Tuning, Supply Chain & Manufacturing Intelligence
Read More
Arrow Right

Packaging Engineer

Candidate is required to work closely with oSATs and cross-functional teams to b...
Location
Location
Taiwan , Hsinchu
Salary
Salary:
Not provided
amd.com Logo
AMD
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Min 8 years' experience in InFO or 2.5D/3D Bump/TSV/Packaging, Flip Chip BGA/LGA or WLFO process engineering with min total 7 years assembly work experience
  • Possess InFO, Chiplet packaging, 2.5D/3D TSV/Packaging, Flip Chip BGA/LGA process knowledge and Chip-Packaging Interaction knowledge
  • Lead and manage team experience
  • Strategic supplier management experience
  • Familiar with DOE and JMP
  • MS degree in Mechanical or Material or Chemical Engineering
  • Creative, highly motivated self-driven individual team player with the demonstrated ability to independently complete complex engineering tasks on/ahead of time/Lead & Drive for solutions and an aptitude to thrive in a fast-paced multi-tasking environment
  • Experience is Preparing reports /Presentation and ability to communicate Root cause and Resolution effectively
  • Creative, self-driven, highly motivated individual with demonstrated ability to independently manage complex engineering tasks
  • Strong interpersonal communication, analytical, project management, task & time management, and with excellent communication skills
Job Responsibility
Job Responsibility
  • Responsible for InFO, WFB/CoWoS-L, CoWoS, WLFO, FCBGA, LGA and Chiplet package Manufacturing readiness for New Product bring up at manufacturing site
  • Responsible for packaging yield, quality, cost and operation productivity improvements and sustaining activities
  • Drive assembly process baseline standardization and continuous improvement
  • Responsible for the packaging interaction activities among assembly, bump, 3D IC, HBM and wafer fab, wafer sort, Functional Test and Mark/Pack
  • Drive Assembly manufacturer to enhance process, equipment & material capability for future generation/technology products
  • Co-work with Packaging BU on NPI and Ramp Up readiness at manufacturing site
  • Proactively follow up task assignments and report status timely to stakeholders
  • Responsible to manage performance of assembly manufacturing site/supplier regarding yield & quality, out of control lot disposition, and any outliers with close loop on reporting
  • The role will require working together with both internal engineering counterparts & extensive interactions within the Package engineering organization, and interacting with several other internal organizations (procurement, supply chain, reliability, etc.) on program deliverables with accurate and timely reporting of program status with executive summary update throughout its life cycle
  • Responsible for strategic supplier management
Read More
Arrow Right

Npi Packaging Engineer

We are looking for an experienced NPI Packaging Engineer to lead the technical d...
Location
Location
France , Colombelles
Salary
Salary:
Not provided
presto-eng.com Logo
Presto Engineering
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Master’s degree or higher in Electronics, Physics, Materials Science, Engineering, or a related discipline
  • Around 6 years of relevant experience in semiconductor packaging or NPI-related development
  • Proven experience with assembly flows for lead-frame packages such as DFN and QFN, as well as BGA, SiP, WLCSP, and advanced packages
  • Experience creating designs using supplier design rules and modern 3D CAD tools such as AutoCAD or similar
  • Strong understanding of thermal characterization for semiconductor packages
  • Ability to work effectively in cross-functional, global teams
  • Strong ownership, prioritization, and delivery mindset
  • Confident in preparing and presenting technical results to internal and external stakeholders
  • English proficiency sufficient to understand, communicate, speak, and write effectively
Job Responsibility
Job Responsibility
  • Lead the technical development of advanced semiconductor package solutions for Presto products
  • Work closely with Chip Design, Application Engineering, Operations, and external OSAT partners across Europe, the US, and Asia
  • Evaluate packaging technologies and identify the best solutions to support the product roadmap
  • Drive package technology development with suppliers and manufacturing partners
  • Design wirebond, flip-chip, and embedded semiconductor packages, including back-end wafer process modifications, to meet form factor, electrical, and thermal targets
  • Improve design processes, tools, and methodologies to support efficient, right-first-time development
  • Maintain professional networks to stay current on packaging technologies and process developments across industry and academia
  • Support test teams and customers with package outline drawings, thermal models, application notes, and technical expertise
  • Review and report assembly data collection results for each package type
What we offer
What we offer
  • Become part of an international company with friendly, smart, and passionate colleagues and join a great workplace that is heavily invested in making everyone feeling valued, motivated
  • Keep on developing in your role with access to plenty of online learning offers, regular conversations with your manager, and an individual Personal Development Plan that aligns with your talent and ambitions
  • Fulltime
Read More
Arrow Right

Packaging Engineer

We are seeking a highly skilled experienced Packaging Engineer to join our photo...
Location
Location
Portugal , Ílhavo
Salary
Salary:
Not provided
darwinrecruitment.com Logo
Darwin Recruitment GmbH
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelor's or Master's degree in Electrical Engineering, Photonics, Materials Science, Applied Physics, Mechanical Engineering or a closely related field
  • 5-10+ years of hands-on experience in optoelectronic or photonic module packaging in an R&D or production environment
  • Demonstrated expertise in at least two of: die bonding (epoxy/solder), flip chip, wire bonding, or fiber attach/optical alignment
  • Experience with module-level electrical and optical characterization and test
  • Familiarity with cleanroom protocols, ESD handling, and semiconductor process environments
  • Strong understanding of optical coupling physics, waveguide fundamentals, and single-mode fiber handling
  • Experience with design of experiments (DoE), statistical process control (SPC), and failure analysis methodologies.
Job Responsibility
Job Responsibility
  • Die Assembly & Bonding: Lead and optimize die bonding, flip chip (solder reflow, thermocompression, underfill), and wire/ribbon bonding processes for electronic and photonic dies (laser chips, PICs, photodetectors, driver ICs) using Si, SiN, InP, and TFLN dies, with focus on process control, placement accuracy, and CTE management
  • Optical Alignment & Fiber Attach: Develop passive and active fiber attach processes achieving sub-micron alignment tolerances on single- and multi-mode fibers, including pigtailing, v-groove arrays, and epoxy qualification, with optical characterization of insertion loss and back-reflection
  • Testing: Perform mechanical integrity tests (die/wire/fiber pull and shear) and module-level optical/electrical characterization
  • support design of experiments (DoE), test automation, and fixture development for yield tracking
  • Cross-Functional & Leadership: Collaborate with design teams to embed design-for-manufacturability (DFM) and design-for-testability (DFT) principles, mentor junior engineers, and communicate process results and qualification data to several teams within the company.
What we offer
What we offer
  • Relocation Support Available
  • Fulltime
Read More
Arrow Right

Senior Staff Packaging Engineer

Lead technology development and supply chain bring up of advanced substrate tech...
Location
Location
Japan , Tokyo
Salary
Salary:
Not provided
amd.com Logo
AMD
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Five plus years of experience leading cross functional teams to achieve technology certification, yield/cost reduction initiatives, equipment set up
  • Proven record of communicating complex technical challenges to executive level/management
  • Prior experience working with international teams across various time zones
  • BS/MS/PhD in solid state physics, Chemistry, Material science, Chemical engineering or equivalent
Job Responsibility
Job Responsibility
  • Define advanced substrate and board technology roadmap across pitch scaling, power delivery, signal integrity and cost vectors
  • Partner with AMD architects, designers, and product owners to define high yielding, cost effective substrate solutions which meet product requirements
  • Select development partners to bring into AMD supply chain to enable industry leading substrate and PCB technology building blocks
  • Partner with product, quality and manufacturing engineering teams to meet various milestones for manufacturability, yield and reliability from concept through NPI
  • Qualify package substrates of new products meeting cost and yield targets
Read More
Arrow Right

Senior IC Packaging Engineer

The Senior IC Package Engineer will be responsible for providing expertise, insi...
Location
Location
United States , Hillsboro
Salary
Salary:
119800.00 - 234700.00 USD / Year
https://www.microsoft.com/ Logo
Microsoft Corporation
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Doctorate in Electrical Engineering, Computer Engineering, Computer Science, Physics, Chemistry or related field AND 1+ year(s) technical engineering experience OR Master's Degree in Electrical Engineering, Computer Engineering, Computer Science, Physics, Chemistry or related field AND 4+ years technical engineering experience OR Bachelor's Degree in Electrical Engineering, Computer Engineering, Computer Science, Physics, Chemistry or related field AND 5+ years technical engineering experience OR equivalent experience.
  • Ability to meet Microsoft, customer and/or government security screening requirements are required for this role.
  • This role will require access to information that is controlled for export under export control regulations.
  • As a condition of employment, the successful candidate will be required to provide either proof of their country of citizenship or proof of their US. residency or other protected status.
Job Responsibility
Job Responsibility
  • Work with product architects to determine the optimal packaging solution
  • Drive package technology solutions for chiplet architecture with advanced packaging.
  • Drive supplier assessments and manage suppliers through definition, development, qualification and production.
  • Develop and deliver FMEA (Failure Mode and Effects Analysis) for various technology options.
  • Define, design and develop test vehicles to validate Silicon, Package, System performance.
  • Support substrate design working with suppliers and internal teams
  • Assess and characterize the reliability of Integrated Circuits (IC) packages.
  • Design and develop package and assembly drawings to support the manufacturing.
  • Work closely with silicon and platform architects, motherboard and package designers, thermal architects and engineers, and power and performance engineers.
  • Drives the execution of architecture solutions across product lines or multiple product groups and across teams that account for design trends and future concepts by leveraging cross- functional expertise, industry best practices, and lessons learned from teams working across multiple product lines.
  • Fulltime
Read More
Arrow Right

Advanced Packaging Engineer - CoWoS

Piper Companies is looking for an Advanced Packaging Engineer - CoWoS to join a ...
Location
Location
United States , Saratoga
Salary
Salary:
180000.00 - 265000.00 USD / Year
pipercompanies.com Logo
Piper Companies
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • 10+ years of experience leading advanced packaging technology initiatives in the semiconductor industry
  • Must be eligible to work in the United States and obtain and maintain an Active U.S. Government Secret Clearance
  • Proven experience working with substrate vendors and OSATs to deliver high-performance packaging solutions
  • Deep understanding of CoWoS technology and system-level packaging integration
  • Expert in designing high-density organic substrates, including fine-pitch bump routing and complex layer stack-ups
  • Skilled in using design tools like Cadence Allegro APD and AutoCAD
  • Master's degree in Electrical Engineering, or related field required
Job Responsibility
Job Responsibility
  • Lead initiatives in advanced packaging technologies with a focus on system-level integration and manufacturability
  • Help design and layout high-density organic substrates for multi-die packages from concept to release
  • Be the go-to expert for bump mapping, escape routing, and layer stack-up strategies
  • Collaborate with cross-functional teams to align die floorplans with mechanical and system-level constraints
  • Collaborate with substrate vendors and OSATs (Outsourced Semiconductor Assembly and Test) to develop and implement packaging solutions
  • Drive the integration of CoWoS and other advanced packaging technologies into system designs
  • Support cross-functional teams in aligning packaging strategies with system performance and reliability goals
What we offer
What we offer
  • Medical, Dental, Vision, 401K, PTO, Sick Leave (if required by law), and Holidays
  • Fulltime
Read More
Arrow Right

Packaging Engineer (Substrate Design and Layout)

Optimize die bonding pad, flip chip die plot, and substrate layout to streamline...
Location
Location
Taiwan , Taichung
Salary
Salary:
Not provided
sandisk.com Logo
Sandisk
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Master’s or Bachelor’s degree in Materials Science, Electrical/Electronics Engineering, or other relevant engineering or science disciplines
  • Up to 2 years of design experience in semiconductor packaging, substrate design, or related fields
  • Familiarity with advanced packaging technologies such as FCBGA, MCM, or 2.5D designs is a plus
  • Strong foundation in design principles, materials, and electrical performance considerations
  • Ability to work collaboratively in cross-functional teams and communicate effectively across disciplines
  • Proficient in EDA tools, including Cadence SIP/Allegro, AutoCAD, CAM, and Valor for substrate and package design
  • Solid understanding of advanced packaging design and manufacturing processes, particularly for flip chip and substrate-based technologies
  • Strong communication and interpersonal skills to effectively collaborate across cross-functional and global teams
  • Familiar with substrate fabrication and manufacturing workflows, including design rule interpretation and vendor engagement
Job Responsibility
Job Responsibility
  • Optimize die bonding pad, flip chip die plot, and substrate layout to streamline design complexity and reduce cost for ASIC and SiP packaging solutions, including SSD controllers, NAND BGA, uSD, SD, and USB products
  • Support the development and integration of advanced packaging technologies, with a focus on standalone ASIC, MCM FCBGA, and 2.5D. Emphasis is placed on interposer/substrate/board co-design, design rule definition, and cross-functional collaboration
  • Conduct substrate layout feasibility studies, die fitment analysis, and prepare comprehensive design documentation
  • Maintain and manage design libraries, and generate accurate bonding diagrams to support layout and assembly processes
  • Collaborate closely with hardware, assembly, and packaging engineering teams across multiple Sandisk sites to enable new product development and continuous substrate design improvement
  • Interface with assembly houses and substrate vendors to perform design reviews, ensure compliance with design rules, and support manufacturability
  • Fulltime
Read More
Arrow Right