CrawlJobs Logo
Etched Logo Etched · IT - Software Development

Rtl Intern

United States, San Jose · Job Posted February 18, 2026
Apply Position
Job Link Share

Job Description

As an RTL Intern at Etched, you will help design microarchitecture and implement logic in verilog. You will work with cutting-edge machine learning architectures, contribute to RTL block development, and participate in the full design cycle—from microarchitecture discussions to synthesis and timing feedback. You do not necessarily need prior ML/AI hardware experience; just the ability to learn quickly in a fast-paced, high-autonomy environment.

Job Responsibility

  • Help design microarchitecture and implement logic in verilog
  • Work with cutting-edge machine learning architectures
  • Contribute to RTL block development
  • Participate in the full design cycle—from microarchitecture discussions to synthesis and timing feedback

Requirements

  • Progress towards a Bachelor’s, Master’s, or PhD degree in electrical engineering, computer engineering, or a related field
  • Familiarity with high-speed digital logic
  • Exposure to ASIC or SoC design concepts
  • Familiarity with SystemVerilog, UVM, or Python
  • Familiarity with verification work and writing test benches
  • Familiarity with physical design flows and tooling
  • Are able to learn quickly about transformers and other aspects of modern artificial intelligence

Nice to have

  • Familiarity with transformer models and machine learning
  • Familiarity with numerical representations and functions
  • Familiarity with clocking and reset schemes
  • Ability to program with Python or another scripting language

What we offer

  • Generous housing support for those relocating
  • Daily lunch and dinner in our office
  • Direct mentorship from industry leaders and world-class engineers
  • Opportunity to work on one of the most important problems of our time
Etched - All Job Offers

Looking for more opportunities?

Search for other job offers that match your skills and interests.

Suggested Tags: Frontend Developer Secretary Talent Manager Salesforce Administrator Data Analyst
Similar Jobs for

Rtl Intern

8 matching positions

Asic Implementation Engineer - Static Verification

Location
Location
United States , Sunnyvale
Salary
Salary:
114000.00 - 172000.00 USD / Year
meta.com Logo
Meta
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Currently has, or is in the process of obtaining a Bachelor's degree in Computer Science, Computer Engineering, relevant technical field, or equivalent practical experience. Degree must be completed prior to joining Meta
  • Bachelor's degree in Computer Science, Computer Engineering, relevant technical field, or equivalent practical experience
  • 2 years of experience in static verification tools
  • Experience with Lint, Clock Domain & Reset Domain crossing
  • Experience with SOC CDC signoff
  • Knowledge of SOC Integration (Clocking, Reset, PLL, etc)
  • Knowledge of front-end ASIC flows
  • Experience with RTL design using SystemVerilog or other HDL
  • Experience with communicating across functional internal teams and vendors
Job Responsibility
Job Responsibility
  • Perform Flat and Hierarchical Clock Domain Crossing and work with the designers to analyze the complex clock domain crossings and sign off the CDC
  • Perform Flat and Hierarchical Reset Domain crossing Checks. Understand the Reset-Architecture by working with Design and FW teams and develop reset groups and the corresponding reset sequence for RDC
  • Perform RTL Lint and work with the Designers to create waivers
  • Perform RTL DFT Analysis and improve the DFT coverage for Stuck-at faults
  • Run Logic/Physical Synthesis using advanced optimization techniques and generate optimized Gate Level Netlist for Timing, Area, Power
  • Developing Automation scripts and Methodology for all FE-tools including (Lint, CDC, RDC,)
  • Work closely with the Design Engineers, DV Engineers, Emulation Engineers in supporting them with the handoff tasks. Interact with Physical Design Engineers and provide them with timing/congestion feedback
What we offer
What we offer
  • bonus
  • equity
  • benefits
  • Fulltime
Read More
Arrow Right

GPU Hardware Security Architect

We are seeking a self-motivated GPU Hardware Security Architect to join our grow...
Location
Location
United States , Santa Clara
Salary
Salary:
232000.00 - 348000.00 USD / Year
amd.com Logo
AMD
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Relevant work experience focused on computer architecture and security
  • strong understanding of factors influencing register and firmware access protections at chip, system, and product levels
  • thorough knowledge of RTL design and/or verification
  • proven track record of providing and following through with pragmatic security requirements
  • expert at tackling multi-variable problems via system-level modeling, testing and characterization, trend analysis/projection, and model verification
  • Computing and Graphics architecture
  • a drive to continuously learn and expand architectural breadth and depth
  • understands GPU security/power/performance, SW and FW access, and system-level trade-offs
  • Graphics Shader behavior is a benefit
  • knowledge of Machine Learning and AI usage is a benefit
Job Responsibility
Job Responsibility
  • Investigate and architect next‑generation GPU IP features that enhance protection of register access and sensitive customer data
  • research and quantify attack vectors through which bad actors can gain access to customer data or GPU configuration
  • experienced in the use of AI tools to identify and resolve security issues
  • ensure AMD's security offerings meet industry standards and anticipate industry trends
  • work with AMD SoC and other IP teams to track trends and development directions for GPU security
  • write and deliver architectural specifications to development teams (HW, SW, Firmware, etc)
  • architect new GPU algorithms to improve GPU security without compromising performance
  • provide technical and cross-functional debug support to execution teams
  • perform design and threat analysis of firmware and hardware
  • deliver architecture specifications and/or review proposals from internal/external sources
  • Fulltime
Read More
Arrow Right

Director System Architect

As a Wired System Architect, you will be responsible for participating in standa...
Location
Location
United States , San Jose
Salary
Salary:
202240.00 - 303360.00 USD / Year
amd.com Logo
AMD
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Proven years of experience in design and development of wired subsystems at leading OEM vendors using FPGA/ SoC and/ or ASICs
  • Deep knowledge of Ethernet protocols and associated security standards, packet/ optical networks, and broadband access technologies
  • Expert levels skills in RTL design, FPGA tools and/or ASIC design methodologies
  • Experience in wired subsystem design performance benchmarking, power optimization, and system thermal design considerations
  • Ability to operate effectively in a fast-paced environment with changing deadlines
  • Strong project management, process management, analytical and consulting skills
  • Expertise in using AI ML tools for productivity and automation
  • Bachelor’s in engineering is a must. Master’s or PhD degree is a plus
Job Responsibility
Job Responsibility
  • Product planning and product roadmaps for FPGA/SoC, IP, custom ASIC aligned with technological trends and emerging use cases
  • Identify customer system requirements, develop system architecture proposals to help customer differentiate, lower cost, power, and TTM. Focus on customers in North America
  • Contributing to business strategy & successful execution of strategy to fruition, sales and field training/ enablement and demand generation
  • Define system design requirements, design & implementation of system reference designs
  • Guide/ mobilize/ and work with internal engineering teams and partner ecosystem for timely execution of IP and system reference designs
  • Collaborate with Silicon and Tools marketing teams for alignment and execution on product/ market requirements
  • Enable sales and field to drive AMD technology adoption for successful execution on business, revenue, and profitability goals
What we offer
What we offer
  • Benefits offered are described: AMD benefits at a glance.
  • Fulltime
Read More
Arrow Right

Front-End Deployment Engineer

We are seeking a Front-End Deployment Engineer to serve as the critical bridge b...
Location
Location
United States , Santa Clara
Salary
Salary:
Not provided
abottstech.com Logo
Abotts
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • 5+ years of hands-on experience in Front-End Semiconductor Design and Verification
  • Deep proficiency in SystemVerilog, Verilog, and RTL design
  • Strong understanding of current verification methodologies (e.g., UVM, formal verification, coverage-driven verification, and simulation debugging)
  • Previous experience as a Field Application Engineer (FAE), Corporate Applications Engineer (CAE), Deployment Engineer, or a similar customer-facing technical role within the EDA or semiconductor IP industries
  • Familiarity with scripting languages (Python, Tcl, Perl) commonly used in hardware environments to stitch tools and workflows together
  • Adaptability: You thrive in a dynamic startup environment
  • GenAI & LLM Proficiency: You have hands-on experience or a strong, practical understanding of using Large Language Models (LLMs) and Generative AI
Job Responsibility
Job Responsibility
  • Lead the technical deployment of Abotts products into customer workflows, managing Proof of Concepts (PoCs) and full-scale enterprise integrations
  • Deep-dive into customers' specific hardware design and verification challenges, applying GenAI tools and your understanding of LLMs to automate tasks
  • Analyze existing customer design methodologies and map them to our AI-native capabilities, demonstrating a clear 10-100x improvement in engineering productivity
  • Act as the 'Voice of the Customer' — translate your field experiences and customer feature requests into actionable insights for our internal ML, AI, and Product Engineering teams to improve our model performance
  • Train customer engineering teams on best practices for using AI-assisted EDA tools and hardware-specific prompt engineering, ensuring high adoption and customer success
What we offer
What we offer
  • Be Part of the Success Story: Join a company with significant early traction and blue-chip customer validation
  • Groundbreaking Impact: You won't just be selling another incremental EDA tool
  • you will be deploying a platform that fundamentally transforms how the industry approaches hardware design using AI
  • Culture of Action: We value innovation, fast implementation, and a collaborative environment where your technical expertise directly shapes the company's trajectory
  • Growth & Ownership: As an early deployment leader, you will help define the customer success playbook for the entire company
  • Fulltime
Read More
Arrow Right

Asic Top Level Verification-Formal Connectivity Verification

Join our new ASIC top level verification team. We specialize in the top-level ve...
Location
Location
India , Bangalore
Salary
Salary:
Not provided
ericsson.com Logo
Ericsson
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Solid C programming skills targeting ASICs or other type of embedded software programming
  • Solid skills in RTL debugging issues in simulations of SystemVerilog or VHDL designs
  • Desired: Using SW debuggers, waveforms windows etc. for HW/SW co-debugging of C-code running in the ASIC
  • Experience of multi core designs is a plus
  • GLS
  • Coresight and other JTAG TAP related features
  • Compiling designs for HW emulation
  • Formal connectivity verification
  • High speed interfaces like Ethernet, PCIe, CPRI
  • ARM CPUs/cores, SMMU
Job Responsibility
Job Responsibility
  • Experience using tools like Jasper of VC Formal for connectivity/integration verification of large ASICs
  • SoC level testcase development with possibilities to specialize in special areas related to traffic on external interfaces and/or ASIC internal functionality involving DSPs, MCUs, CPU cores, ARM infrastructure, switches, security, SerDes, DDR and other types of external memory and much more
  • Preparing and setting up designs to run in Hardware Emulators, and update and maintain existing emulator platforms
  • Participate in defining/documenting verification strategies for the parts of the ASIC assigned to you as a verifier
  • As input you have documents and information from interaction with various type of stakeholders
  • Participate in specification and development of software driven tests written in C
  • Debug RTL designs with help of EDA simulation tools and SW debuggers
  • But also debug failing test cases using the SystemC/TLM platform or using the hardware emulator, depending on the situation
  • Beside RTL simulations you will debug failing test cases running on any of our other run-platforms, SystemC/TLM simulation, Hardware emulation and on Silicon mounted on boards in the lab
  • In case you lack experience of some platform you are expected to develop skills for such tasks
  • Fulltime
Read More
Arrow Right

Asic Top Level Verification-Sw/C Testcase Developer

Join our new ASIC top level verification team. We specialize in the top-level ve...
Location
Location
India , Bangalore
Salary
Salary:
Not provided
ericsson.com Logo
Ericsson
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • SW/C testcase developers, some with SystemVerilog / UVM experience
  • Preferably experience in one or several areas: AMBA protocols
  • ARM cores/MCUs or processors
  • JTAG and Coresight
  • External interfaces: PCIe, XGMII/Ethernet, xSPI, I3C, UART, GPIO
  • Memory interfaces: DDR, HBM
  • Clock and reset verification
  • Soft Skills: Open, inclusive mindset, embracing diversity in culture, nationality, gender, etc.
  • Collaborative approach, with a focus on team productivity and mutual growth
  • Strong drive for innovation, with a proactive interest in refining verification methodologies
Job Responsibility
Job Responsibility
  • SoC level testcase development with possibilities to specialize in special areas related to traffic on external interfaces and/or ASIC internal functionality involving DSPs, MCUs, CPU cores, ARM infrastructure, switches, security, SerDes, DDR and other types of external memory and much more
  • Preparing and setting up designs to run in Hardware Emulators, and update and maintain existing emulator platforms
  • Participate in defining/documenting verification strategies for the parts of the ASIC assigned to you as a verifier
  • Participate in specification and development of software driven tests written in C
  • Debug RTL designs with help of EDA simulation tools and SW debuggers
  • Debug failing test cases using the SystemC/TLM platform or using the hardware emulator, depending on the situation
  • Debug failing test cases running on any of our other run-platforms, SystemC/TLM simulation, Hardware emulation and on Silicon mounted on boards in the lab
  • Contribute to keeping tests clean in the CI regression running on our four platforms
  • who occasionally can develop of tests involving UVM VIPs (used in some of our tests)
  • who from time to time will work with gate level simulation (GLS)
  • Fulltime
Read More
Arrow Right

ASIC Top Level Verification

Join our new ASIC top level verification team. We specialize in the top-level ve...
Location
Location
India , Bangalore
Salary
Salary:
Not provided
ericsson.com Logo
Ericsson
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Solid C programming skills targeting ASICs or other type of embedded software programming
  • Solid skills in RTL debugging issues in simulations of SystemVerilog or VHDL designs
  • Using SW debuggers, waveforms windows etc. for HW/SW co-debugging of C-code running in the ASIC
  • GLS
  • Coresight and other JTAG TAP related features
  • Compiling designs for HW emulation
  • Formal connectivity verification
  • High speed interfaces like Ethernet, PCIe, CPRI
  • ARM CPUs/cores, SMMU
  • AMBA interconnect, preferably using Cadence STG or IWB
Job Responsibility
Job Responsibility
  • SoC level testcase development with possibilities to specialize in special areas related to traffic on external interfaces and/or ASIC internal functionality involving DSPs, MCUs, CPU cores, ARM infrastructure, switches, security, SerDes, DDR and other types of external memory and much more
  • Preparing and setting up designs to run in Hardware Emulators, and update and maintain existing emulator platforms
  • Participate in defining/documenting verification strategies for the parts of the ASIC assigned to you as a verifier
  • Participate in specification and development of software driven tests written in C
  • Debug RTL designs with help of EDA simulation tools and SW debuggers
  • Debug failing test cases using the SystemC/TLM platform or using the hardware emulator
  • Debug failing test cases running on any of our other run-platforms, SystemC/TLM simulation, Hardware emulation and on Silicon mounted on boards in the lab
  • Contribute to keeping tests clean in the CI regression running on our four platforms
  • Fulltime
Read More
Arrow Right

Asic Top Level Verification-Gls

Join our new ASIC top level verification team. We specialize in the top-level ve...
Location
Location
India , Bangalore
Salary
Salary:
Not provided
ericsson.com Logo
Ericsson
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Solid C programming skills targeting ASICs or other type of embedded software programming
  • Solid skills in RTL debugging issues in simulations of SystemVerilog or VHDL designs
  • Using SW debuggers, waveforms windows etc. for HW/SW co-debugging of C-code running in the ASIC. Experience of multi core designs is a plus
  • GLS
  • Coresight and other JTAG TAP related features
  • Compiling designs for HW emulation
  • Formal connectivity verification
  • High speed interfaces like Ethernet, PCIe, CPRI
  • ARM CPUs/cores, SMMU
  • AMBA interconnect, preferably using Cadence STG or IWB
Job Responsibility
Job Responsibility
  • SoC level testcase development with possibilities to specialize in special areas related to traffic on external interfaces and/or ASIC internal functionality involving DSPs, MCUs, CPU cores, ARM infrastructure, switches, security, SerDes, DDR and other types of external memory and much more
  • Preparing and setting up designs to run in Hardware Emulators, and update and maintain existing emulator platforms
  • Participate in defining/documenting verification strategies for the parts of the ASIC assigned to you as a verifier
  • Participate in specification and development of software driven tests written in C
  • Debug RTL designs with help of EDA simulation tools and SW debuggers
  • But also debug failing test cases using the SystemC/TLM platform or using the hardware emulator, depending on the situation
  • Beside RTL simulations you will debug failing test cases running on any of our other run-platforms, SystemC/TLM simulation, Hardware emulation and on Silicon mounted on boards in the lab
  • In case you lack experience of some platform you are expected to develop skills for such tasks
  • Contribute to keeping tests clean in the CI regression running on our four platforms
  • who occasionally can develop of tests involving UVM VIPs (used in some of our tests)
Read More
Arrow Right