CrawlJobs Logo
80Twenty Logo 80Twenty · IT - Software Development

RTL Design Engineer

United States, San Francisco 180000.00 - 250000.00 USD / Year · Job Posted December 01, 2025
Apply Position
Job Link Share

Job Description

Our client is a game-changer start-up that is designing and building the simulations for agents to learn to design chips, and train AI on hardware automation. They are freshly funded, and have a very strong founding team. This is a full-time opportunity in San Francisco, CA, but paid relocation and sponsorship will be provided for the right candidate. This is a hybrid role combining deep semiconductor engineering and AI-driven simulation design. Founding hires will receive generous equity compensation.

Job Responsibility

  • Lead the building of the hardest technical challenges in hardware design: Design challenges across RTL generation, verification, debugging, timing closure, specification alignment
  • Create RTL design and verification problems that mirror industry complexity and build realistic RTL codebases
  • QA environments and manage overseas hardware teams
  • Work directly with lab AI researchers to understand agent capabilities and training requirements
  • Have direct input on which hardware workflows we tackle next. You will decide which design or verification tasks are the highest-value targets for AI automation

Requirements

  • 5+ years in RTL design or DV
  • Strong background in verification methodologies (UVM, SystemVerilog, testbench development)
  • Experience with synthesis, timing analysis, and debugging tools
  • Familiarity with industry-standard EDA tools (Synopsys, Cadence, Mentor Graphics)
  • Strong communication skills for cross-functional collaboration for researchers who are not hardware experts

What we offer

  • Paid relocation and sponsorship
  • Generous equity compensation
80Twenty - All Job Offers

Looking for more opportunities?

Search for other job offers that match your skills and interests.

Suggested Tags: Frontend Developer Secretary Talent Manager Salesforce Administrator Data Analyst
Similar Jobs for

RTL Design Engineer

8 matching positions

Rtl Design Engineer

As a member of the Adaptive and Embedded Computing Group, you will help bring to...
Location
Location
India , Hyderabad
Salary
Salary:
Not provided
amd.com Logo
AMD
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • 7+ years of experience in front-end RTL engineering background
  • Strong communication skills, able to summarize complex problems for executives as well as drill down to details with architects and engineers
  • Strong analytic and problem solving skills including the ability to analyze current behavior, identify potential areas for improvement, and design of experiments
  • Experience with Arm architecture and APB, AXI, CHI protocols
  • Experience with design reuse, including RTL, constraints, and waivers
  • Experience with SoC level design integration
  • Experience with automation using scripting techniques such as PERL, Python, or Tcl
  • Experience with timing constraints and timing exceptions
  • Experience running standard quality checks such as LINT and CDC
  • Experience designing with multiple power domains including writing UPF
Job Responsibility
Job Responsibility
  • Own the design and implementation of blocks to meet functional, timing, area and power requirements
  • Guide and review verification for these blocks
  • Design and implement logic functions that enable efficient test and debug
  • Implement automation to increase design team efficiency
  • Fulltime
Read More
Arrow Right

Rtl Design Engineer

This exciting position in AMD's Silicon IP solutions & SOC group will provide th...
Location
Location
India , Hyderabad
Salary
Salary:
Not provided
amd.com Logo
AMD
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • A minimum of 8 years of experience is required
  • Proven experience in Silicon IP development process, methodologies, Design for Test methodologies
  • Experience with Verilog RTL design, VCS simulation tool, Perl/Shell scripting
  • Proven experience in contributing to complex silicon tapeouts
  • Detailed understanding and proven track record of developing any of the leading edge PCIe, Full featured DMAs, NVMe based Storage IP, networking IP solutions such as Ethernet, TCP/IP, RDMA IPs
  • Strong oral and written communication skills are essential
  • The ideal candidate will be a proactive contributor to the RTL design methodologies
  • Ability to work on complex issues where analysis situations or data requires an in-depth evaluation of variable factors
  • To be successful, this individual must demonstrate favorable results through leadership and influencing multiple individuals and groups
  • A Bachelor of Science Degree in Electrical Engineering or Computer Science, a master’s degree or equivalent experience is required
Job Responsibility
Job Responsibility
  • Define u-architecture from the architecture definition
  • Evaluating and executing design and development plans for IPs
  • RTL design, IP Integration & documentation
  • Participating in and acting as a senior technical reviewer for various u-architecture and implementation reviews within the development organization
  • Working with stakeholders to develop comprehensive testing plans including Compliance and Interop testing
  • Critically Review and provide feedback on the Design Implementations and Verification plans
  • Acting as technical mentor to junior engineers
Read More
Arrow Right

Rtl Design Engineer

AMD-Xilinx is seeking a capable and motivated SOC Design Engineer to be part of ...
Location
Location
India , Hyderabad
Salary
Salary:
Not provided
amd.com Logo
AMD
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Digital design and experience with RTL design in Verilog/System Verilog
  • Solid understanding of DFT technologies and some experience with execution of DFT flows
  • Experience with SOC tools including Spyglass, Questa CDC, Cadence Conformal, VCS simulation
  • Experience in specifying timing constraints with several clock domains and modes
  • Basic experience with Synopsys Design Compiler and Primetime
  • Experience designing with multiple power domains and islands using UPF
  • Floor-planning and partitioning
  • TCL, Python, Perl scripting
  • Version control systems such as Perforce, IC Manage or Git
  • Understanding of FPGA architecture and implementation flow
Job Responsibility
Job Responsibility
  • Analyze existing design blocks for faults and vulnerabilities as application to automotive usage
  • Define and specify micro-architecture of future SOC building blocks and necessary infrastructure based on architecture, PPA, DFT, Functional Safety requirements
  • RTL design and debug of functions in Verilog / System Verilog
  • Integration of hard macro or soft RTL IP into SOC top level
  • Power domain/island creation (with UPF)
  • Execution of quality checks to improve quality of RTL/UPF/SDC deliverables
  • Analysis of design metrics and making implementation choices to optimize PPA
  • Targeting SOC RTL to process technology
  • Facilitating DFx/MBIST instrumentation
  • Work with verification and physical design teams to achieve high quality design and successful tape out
Read More
Arrow Right

RTL Design Engineer

We are looking for an adaptive, self-motivatived RTL design engineer to join our...
Location
Location
India , Bangalore
Salary
Salary:
Not provided
amd.com Logo
AMD
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • 5+Years of working experience in ASIC design
  • Proficiency in Verilog/SystemVerilog RTL
  • Knowledge of cache coherency and /or fabric /NOC design is a plus
  • Version control systems such as Perforce, Git
Job Responsibility
Job Responsibility
  • Digital design implementation and micro-architecture of components of the Infinity Data Fabric
  • Micro-architecture and RTL coding in Verilog/SystemVerilog of Data fabric components and its features as the fabric scales for server, data centre application systems
  • Collaborating with verification and integration teams to resolve inter IP integration issues
  • Design flow quality checks - Lint, CDC, RDC and others
  • Timing closure - timing constraints, synthesis, logic-depth reduction
  • Design area optimizations
Read More
Arrow Right

RTL Design Engineer

As an RTL Engineer at Etched, you will be critical in ensuring that our AI chips...
Location
Location
United States , San Jose
Salary
Salary:
150000.00 - 275000.00 USD / Year
etched.com Logo
Etched
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • At least 5 years of work experience in RTL development
  • Experience with high-speed digital logic
  • Proficiency in standard RTL design and synthesis tools
  • Familiarity with verification work and writing test benches
  • Are able to learn quickly about transformers and other aspects of modern artificial intelligence
  • Willing to start quickly
Job Responsibility
Job Responsibility
  • Implement a block to efficiently compute floating point math operators
  • Provide feedback to the uArch team to make sure blocks meet timing and area constraints
What we offer
What we offer
  • Medical, dental, and vision packages with generous premium coverage
  • $500 per month credit for waiving medical benefits
  • Housing subsidy of $2k per month for those living within walking distance of the office
  • Relocation support for those moving to San Jose (Santana Row)
  • Various wellness benefits covering fitness, mental health, and more
  • Daily lunch + dinner in our office
  • Fulltime
Read More
Arrow Right

RTL Design Engineer

Role: RTL Design Engineer. What candidate will Be Doing: Strong expertise on Art...
Location
Location
United States Of America , San Jose
Salary
Salary:
160000.00 - 180000.00 USD / Year
arrow.com Logo
Arrow Electronics
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Strong expertise on Arteris Design Toolset (Like Mansour Amirfathi)
  • At-least 5+ years of experience in Verilog Design
  • AMBA AXI bus along-with ARM or C based processor
  • Ensure customer satisfaction
  • Reporting to customers on daily or weekly progress effectively
  • NOC Architecture awareness
  • PCIe System Expertise: Deep understanding and hands-on experience in PCIe system architecture, with an emphasis on physical layer design and specification
  • Ensure compliance with PCIe specifications, including but not limited to PIPE interface, LTSSM, 8b/10b and 128b/130b encoding, EIEOS intervals, equalization and electrical idle conditions
  • Deep understanding of PCIe retimer specification
  • Lead silicon bring-up activities, troubleshoot, and debug PCIe related issues
What we offer
What we offer
  • Medical, Dental, Vision Insurance
  • 401k, With Matching Contributions
  • Short-Term/Long-Term Disability Insurance
  • Health Savings Account (HSA)/Health Reimbursement Account (HRA) Options
  • Paid Time Off (including sick, holiday, vacation, etc.)
  • Tuition Reimbursement
  • Growth Opportunities
  • Fulltime
Read More
Arrow Right

Senior RTL Design Engineer

This is a hybrid role with four days per week at Cisco’s Yerevan office. Join th...
Location
Location
Armenia , Yerevan
Salary
Salary:
Not provided
duo.com Logo
Duo Security
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • 6+ years of industry experience in ASIC digital design
  • Proficient in Verilog/System Verilog coding
  • Experience with front-end tools (Verilog simulators, linting, CDC checkers, synthesis, formal verification)
  • Experience with industry standard interface protocols such as AMBA(AXI, APB, AHB), JTAG etc, memories
  • Ability to write scripts using Python, Tcl, Make
Job Responsibility
Job Responsibility
  • Taking part in all aspects of digital design, from micro-architecture to RTL design and qualification
  • Sub-system/SoC integration and verification
  • Review/enhancement of RTL codes
  • Improve flows and methodologies to streamline IP/SoC development and integration
  • Work closely with the verification team for complex debugs to resolve verification failures
  • Close interaction with the physical design team to reach better physical design QoR
  • Fulltime
Read More
Arrow Right

Senior RTL Design Engineer

The Common Hardware Group (CHG) delivers the silicon, optics, and hardware platf...
Location
Location
Armenia , Yerevan
Salary
Salary:
Not provided
Cisco
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • 5+ years of industry experience in ASIC digital design
  • Proficient in Verilog/System Verilog coding
  • Experience with front-end tools (Verilog simulators, linting, CDC checkers, synthesis, formal verification)
  • Experience with industry standard interface protocols such as AMBA(AXI, APB, AHB), JTAG etc, memories
  • Ability to write scripts using Python, Tcl, Make
  • Good communications skills, self-motivated and well-organized
Job Responsibility
Job Responsibility
  • You will be a key member of the Silicon One development organization, collaborating closely with Front-end RTL and backend physical design teams to gain a deep understanding of chip architecture
  • Your primary focus will be to drive high-quality Design for Test (DFT) verification, ensuring robust and reliable silicon solutions that meet Cisco’s standards for performance and innovation
  • Taking part in all aspects of digital design, from micro-architecture to RTL design and qualification
  • Sub-system/SoC integration and verification
  • Review/enhancement of RTL codes
  • Improve flows and methodologies to streamline IP/SoC development and integration
  • Work closely with the verification team for complex debugs to resolve verification failures
  • Close interaction with physical design team to reach better physical design QoR
  • Fulltime
Read More
Arrow Right