This list contains only the countries for which job offers have been published in the selected language (e.g., in the French version, only job offers written in French are displayed, and in the English version, only those in English).
At AMD, our mission is to build great products that accelerate next-generation computing experiences—from AI and data centers, to PCs, gaming and embedded systems. Grounded in a culture of innovation and collaboration, we believe real progress comes from bold ideas, human ingenuity and a shared passion to create something extraordinary. When you join AMD, you'll discover the real differentiator is our culture. We push the limits of innovation to solve the world's most important challenges—striving for execution excellence, while being direct, humble, collaborative, and inclusive of diverse perspectives. Join us as we shape the future of AI and beyond. Together, we advance your career.
Job Responsibility:
Define and develop the RAS charter for the Embedded BU as a center of excellence
Ensure robust planning at the pre-silicon stage, working with DV or Emulation teams and support the Leads and engineers in framing the relevant specification and test cases
Closely work with the Architects and execute the RAS feature enablement and validation with rigour and timeliness
Bigger picture planning for roadmaps and process improvements
Create a cohesive culture of openness, diversity, technical growth for the team members
Act with great resolve during testing times of critical issues, milestones, customer escalations and BU related internal changes
Exhibit strong leadership qualities to take the team forward towards growth and achieving the mission of the company
Exhibit great technical depth in the post silicon enablement and validation to take the right technical decisions for the team
Ensuring the program asks for quality and time metrics and feature enablement are met without any glitches, with minimal senior management overseeing
Synergize with the Pre-silicon and DV teams and other stakeholders for proper interception of milestones and risk callouts
Actively participate in discussions with cross-functional teams in defining and refining test plans and guiding the team for the right path
Be on top of all issues pertinent to Debug & Triage of any functional issues specific across the entire validation cycle
Drive meetings for issue closures and actively track schedules and milestone quality metrics
Ensure the Best-in-class Documentation and collateral delivery from the team
Engage with the Post Silicon Enablement, Validation, BIOS/FW, Driver and QA Validation and CAE teams for seamless handing over of RAS Specifications, test plans or reports, as relevant
Requirements:
13 years of Solid Experience and Knowledge in the HW and FW aspects of RAS feature implementation of x86 IPs like Cores, Memory, Inband and OOB RAS
Adept in calling out risks while anticipating issues and coming up with appropriate mitigation plans
Great uplevelling skills to senior management
Experienced in working with the Enablement Manager and Leads, Program Managers, Product Managers, BIOS/FW Managers and other cross functional stakeholders and create a robust alignment setup while running execution
Preferred experience working with cross-functional teams like DV/Silicon Designers/Pre-silicon/Platform/BIOS/FW/ SW
Experience in High Speed I/Os like PCIe (preferably Gen4 and above), Memory (DDR4/DDR5.LPDDR4/LPDDR5), USB4.0/3.2/3.1, USB PD, USB Type C, Display interfaces and Ethernet and high-speed interconnects
Experience in Power Management
Hands-on high speed and board measurement techniques in using high end equipment like Oscilloscopes, Logic Analyzers, Debugger tools, Raspberry PI, Network analyzers, etc
Preferred experience with scripting using TCL, Python
Excellent communication, collaboration, articulation, upleveling to senior management and team playing skills
Nice to have:
Preferred experience working with cross-functional teams like DV/Silicon Designers/Pre-silicon/Platform/BIOS/FW/ SW
Preferred experience with scripting using TCL, Python