CrawlJobs Logo

Principal Silicon Engineer

https://www.microsoft.com/ Logo

Microsoft Corporation

Location Icon

Location:
United States , Mountain View

Category Icon

Job Type Icon

Contract Type:
Not provided

Salary Icon

Salary:

139900.00 - 274800.00 USD / Year

Job Description:

Microsoft Silicon, Cloud Hardware, and Infrastructure Engineering (SCHIE) is the team behind Microsoft’s expanding Cloud Infrastructure and responsible for powering Microsoft’s “Intelligent Cloud” mission. SCHIE delivers the core infrastructure and foundational technologies for Microsoft's over 200 online businesses including Bing, MSN, Office 365, Xbox Live, Teams, OneDrive, and the Microsoft Azure platform globally with our server and data center infrastructure, security and compliance, operations, globalization, and manageability solutions. Our focus is on smart growth, high efficiency, and delivering a trusted experience to customers and partners worldwide and we are looking for a Principal Silicon Engineer to help achieve that mission. As Microsoft's cloud business continues to grow the ability to deploy new offerings and hardware infrastructure on time, in high volume with high quality and lowest cost is of paramount importance. To achieve this goal, the AISE team is instrumental in defining and delivering operational measures of success for hardware manufacturing, improving the planning process, quality, delivery, scale and sustainability related to Microsoft cloud hardware. We are looking for a Principal Silicon Engineer with a dedicated passion for customer focused solutions, insight and industry knowledge to envision and implement future technical solutions that will manage and optimize the Cloud infrastructure.

Job Responsibility:

  • Serve as the middle-engineering technical leader at the intersection of RTL, physical design, and mixed-signal integration for Azure’s custom silicon programs
  • Ensure that design intent—digital and mixed-signal—is captured accurately in constraints, flows, and sign-off methodologies
  • Lead the capture and validation of design intent for digital and mixed-signal blocks, ensuring accurate constraints and seamless integration across front-end and physical design flows
  • Provide static timing leadership for mixed-signal interfaces, driving timing closure, exception quality, and correlation across corners
  • Partner closely with RTL, PD, mixed-signal, DFT, and CAD teams to resolve cross-domain issues and maintain alignment on timing, power, and functional requirements
  • Run, review and debug physical design flows, timing reports, ensuring consistency with synthesis and STA assumptions and driving convergence through targeted mitigations
  • Contribute to design automation including leveraging AI, constraint-checking, and flow improvements that enhance execution efficiency and PPA
  • Operate with limited direction, demonstrating strong ownership, attention to detail, and the ability to communicate clear, data-driven status, risks, and mitigation plans to program leadership

Requirements:

  • Doctorate in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 3+ years technical engineering experience OR Master's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 6+ years technical engineering experience OR Bachelor's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 8+ years technical engineering experience OR equivalent experience
  • Ability to meet Microsoft, customer and/or government security screening requirements
  • Ability to pass the Microsoft Cloud Background Check upon hire/transfer and every two years thereafter
  • Provide proof of country of citizenship or proof of US residency or other protected status for export control assessment
  • Bachelor of Science in Electrical or Computer Engineering
  • 8+ years of experience in RTL design and design checks (CDC/RDC/VCLP/LINT)
  • 8+ years of experience in Synthesis, Timing constraints and Power Performance Area (PPA) trade-offs
  • Proficiency in RTL to Physical Design collateral development including timing and synthesis constraints
  • Knowledge of full RTL2GDS flow
  • Hands-on experience with industry tools for synthesis, STA, and PD flows (e.g., PrimeTime, Genus/DC, Innovus/ICC2)
  • Proficiency in recent synthesis tool capabilities and methods for QoR improvement
  • Proficiency in static timing analysis
  • Familiarity with RTL and gate-level power analysis/optimization, UPF, and power-intent verification
  • Experience with the project-level setup and configuration of 1 or more of the tools related to above disciplines
  • Proficiency in translating physical design results into feedback for flow or RTL improvement
  • Proficiency in Tcl, Python

Additional Information:

Job Posted:
March 25, 2026

Employment Type:
Fulltime
Work Type:
On-site work
Job Link Share:

Looking for more opportunities? Search for other job offers that match your skills and interests.

Briefcase Icon

Similar Jobs for Principal Silicon Engineer

Principal Applications Engineer

Location
Location
Canada , Toronto
Salary
Salary:
Not provided
advancedtechsearch.com Logo
Advanced Technology Search Group
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelor's in computer science or Electrical/Computer Engineering or Engineering Science or Masters/PhD in Computer Science or Electrical/Computer Engineering or Engineering Science
  • Programming skills in C/C++, scripting skills in Python, Tcl, Perl
  • Experience working with PCIe and/or Ethernet SerDes specifications
  • 10+ years of experience working with lab equipment such as BERT, real-time scopes, sampling scopes, VNA, and/or protocol analyzers
  • Experience with lab automation software such as Python and/or Labview
  • Working experience with one or more: firmware, low-level programming, optimizing embedded C code, hardware debug
  • 3+ years of experience with Jira, Agile/Scrum, Confluence
  • Knowledge of EDA tools, strong understanding of simulators.
Job Responsibility
Job Responsibility
  • Provide first-line customer-facing post-sales support for Ethernet and PCIe SerDes IPs
  • Work closely with R&D and provide updates to PM when required
  • Provide remote and onsite post-sales silicon bring up support to customers worldwide
  • Develop and maintain APIs and ATE vectors
  • Work with internal teams to resolve customer issues
  • Fulltime
Read More
Arrow Right

Principal Silicon DV Engineer

Microsoft Silicon, Cloud Hardware, and Infrastructure Engineering (SCHIE) is the...
Location
Location
United States , Austin
Salary
Salary:
139900.00 - 274800.00 USD / Year
https://www.microsoft.com/ Logo
Microsoft Corporation
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Doctorate in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 3+ years technical engineering experience OR Master's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 6+ years technical engineering experience OR Bachelor's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 8+ years technical engineering experience OR equivalent experience
  • Ability to meet Microsoft, customer and/or government security screening requirements are required for this role
  • Doctorate in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 5+ years technical engineering experience OR Master's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 8+ years technical engineering experience OR Bachelor's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 12+ years technical engineering experience OR equivalent experience
  • 1+ year(s) experience working on or leading projects from beginning-to-end
  • 5+ years of pre-silicon SOC, chip level or sub-system verification experience
Job Responsibility
Job Responsibility
  • Define & lead verification strategies, Quality and test plans
  • Collaborating with team members and partner teams to define/drive develop and integrate DV test content, automation solution for ATE platform
  • Management of multiple development activities across a variety of product groups
  • Development of System and Silicon Debug tools/Capabilities and support silicon debug
  • Develop verification environments and run and debug simulations to drive quality
  • Innovate to improve verification efficiency through methodologies or tools
  • Apply industry leading generative AI solutions to verification work
  • Experience creating, maintaining, or integrating test benches, checkers and stimulus using System Verilog Test Bench (SVTB), UVM and/or C
  • Aptitude for writing scripts/software with industry standard languages like Python
  • Coach and mentor others in your areas of expertise
  • Fulltime
Read More
Arrow Right

Principal Silicon Engineer - Networking

Microsoft Silicon, Cloud Hardware, and Infrastructure Engineering (SCHIE) is the...
Location
Location
United States , Santa Clara
Salary
Salary:
139900.00 - 274800.00 USD / Year
https://www.microsoft.com/ Logo
Microsoft Corporation
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Doctorate in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 3+ years technical engineering experience
  • Master's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 6+ years technical engineering experience
  • Bachelor's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 8+ years technical engineering experience
  • equivalent experience
  • Ability to meet Microsoft, customer and/or government security screening requirements
  • This position will be required to pass the Microsoft Cloud Background Check upon hire/transfer and every two years thereafter
  • This role will require access to information that is controlled for export under export control regulations
  • As a condition of employment, the successful candidate will be required to provide either proof of their country of citizenship or proof of their US. residency or other protected status
  • To meet this legal requirement, and as a condition of employment, the successful candidate’s citizenship will be verified with a valid passport
  • Lawful permanent residents, refugees, and asylees may verify status using other documents, where applicable
Job Responsibility
Job Responsibility
  • Responsible for front end Micro-architecture and RTL implementation of networking accelerator modules to solve complex problems in a datacenter
  • Interact with the software team to co-develop programmable design implementation, verification, and modeling strategies
  • Fulltime
Read More
Arrow Right
New

Principal HW/SW Silicon Architect

Microsoft Silicon, Cloud Hardware, and Infrastructure Engineering (SCHIE) is the...
Location
Location
United States , Mountain View
Salary
Salary:
139900.00 - 274800.00 USD / Year
https://www.microsoft.com/ Logo
Microsoft Corporation
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Doctorate in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 3+ years technical engineering experience
  • Master's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 6+ years technical engineering experience
  • Bachelor's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 8+ years technical engineering experience
  • equivalent experience
  • Ability to meet Microsoft, customer and/or government security screening requirements
  • This position will be required to pass the Microsoft Cloud Background Check upon hire/transfer and every two years thereafter
  • This role will require access to information that is controlled for export under export control regulations
  • As a condition of employment, the successful candidate will be required to provide either proof of their country of citizenship or proof of their US. residency or other protected status
  • To meet this legal requirement, and as a condition of employment, the successful candidate’s citizenship will be verified with a valid passport
  • Lawful permanent residents, refugees, and asylees may verify status using other documents
Job Responsibility
Job Responsibility
  • Lead silicon accelerator HW/SW co-design including software prototyping and authoring programming guides and software architecture specifications
  • Develop deep insights through workload characterization and correlation to identify systems optimization opportunities
  • Collaborate with diverse workload experts across Microsoft to engineer TCO-optimized solutions for Azure general-purpose and specialized compute fleet
  • Influence and shape hardware architecture and industry alignment, targeting three-to-six-year timeframe, with data-driven analysis, insights and recommendations
  • Fulltime
Read More
Arrow Right
New

Principal Product Engineer

Microsoft Silicon, Cloud Hardware, and Infrastructure Engineering (SCHIE) is the...
Location
Location
United States , Austin
Salary
Salary:
139900.00 - 274800.00 USD / Year
https://www.microsoft.com/ Logo
Microsoft Corporation
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Doctorate in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 3+ years technical engineering experience
  • OR Master's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 6+ years technical engineering experience
  • OR Bachelor's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 8+ years technical engineering experience
  • OR equivalent experience
  • Ability to meet Microsoft, customer and/or government security screening requirements
  • This role will require access to information that is controlled for export under export control regulations
  • 10+ years of experience in Product development and manufacturing in large scale and/or high performance (i.e., AI, machine leaning, neural nets, CPU’s) and/or high power SoCs/chips
  • 10+ years of experience in Developing Integrated Circuits (pre-silicon, first silicon bring-up, new product introduction)
  • 8+ years of experience in product and test engineering, specializing in ATE test program development
  • Strong presentation and communication skills
Job Responsibility
Job Responsibility
  • Product/test engineering for new product development and manufacturing
  • Drive pre-Si readiness for power, performance, Thermal and Power delivery (LDOs, Integrated VRs) related tests and features for successful bring up during power on
  • Drive Power and Performance tuning during post-Si phase in partnership with platform teams
  • Drive ATE test program implementation to optimize for SOC power/TDP
  • Work closely with platform/system engineers to drive necessary correlation work to enable such optimizations
  • Drive product manufacturing fuse requirements and end to end data flow for fusing across various test sockets
  • Manage external vendors, drive cross functional teams and drive sub-projects as part of larger development programs
  • Overall product engineering role taking product from definition to launch
  • Fulltime
Read More
Arrow Right
New

Principal Silicon IP Program Manager

Microsoft Silicon, Cloud Hardware, and Infrastructure Engineering (SCHIE) is the...
Location
Location
United States , Hillsboro
Salary
Salary:
139900.00 - 274800.00 USD / Year
https://www.microsoft.com/ Logo
Microsoft Corporation
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Doctorate in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 3+ years technical engineering experience OR Master's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 6+ years technical engineering experience OR Bachelor's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 8+ years technical engineering experience OR equivalent experience
  • Ability to meet Microsoft, customer and/or government security screening requirements are required for this role
  • This role will require access to information that is controlled for export under export control regulations
  • BS/MS degree in Electrical, Computer Engineering, Computer Science, or related field, OR equivalent work experience
  • 8+ years of experience (12+ in lieu of degree) in CPU and SOC design, including technical leadership roles, delivering successful products from conception to functional silicon for revenue
  • Demonstrated history of strong stakeholder management
  • Outstanding interpersonal skills and the ability to motivate, inspire, and lead cross-functional teams
  • Technical background in either IP or SOC design
  • 12+ years of technical engineering experience
  • Experience negotiating and working with industry Silicon IP vendors through the entire lifecycle from definition to post-silicon
Job Responsibility
Job Responsibility
  • Strategic IP Roadmap & Portfolio Management: Drive IP roadmap planning across multiple IP tracks. Ensure cataloging and validation of legacy IPs for reuse and traceability. Drive end-to-end process consistency across IP blocks for customer engagement, IP release management, IP milestones, and IP support & maintenance
  • Executive Communication & Status Reporting: Lead regular meetings with technical leads to compile high-level status updates. Prepare and present executive summaries articulating risks, milestones, and dependencies. Translate technical progress into business-relevant insights for leadership
  • Data Analysis & Insight Generation: Interpret dashboard metrics and trend data to identify risks and opportunities. Summarize complex technical data into actionable insights for decision-making. Monitor milestone health using tools like DV regression dashboards and synthesis timing reports
  • Deliverables & Partnership Agreements: Track deliverables and timelines defined during the Partnership Agreement phase. Ensure alignment across cross-functional teams on customer requirements and delivery goals
  • Risk Mitigation & Milestone Management: Identify schedule buffers and proactively manage risks to milestone delivery, adjusting tracking cadence as needed. Coordinate across design, DV, firmware, and platform teams to resolve blockers. Escalate issues and initiate parallel paths when needed
  • Financial Oversight & Vendor Coordination: Track IP license needs, vendor dependencies, and lab resources. Manage budget alignment and vendor SOWs, ensuring timely closure and compliance
  • Fulltime
Read More
Arrow Right

Principal Product Engineer

Microsoft Silicon, Cloud Hardware, and Infrastructure Engineering (SCHIE) is the...
Location
Location
United States , Mountain View
Salary
Salary:
139900.00 - 274800.00 USD / Year
https://www.microsoft.com/ Logo
Microsoft Corporation
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Doctorate in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 3+ years technical engineering experience OR Master's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 6+ years technical engineering experience OR Bachelor's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 8+ years technical engineering experience OR equivalent experience.
  • The ability to meet Microsoft, customer and/or government security screening requirements are required for this role.
  • This role will require access to information that is controlled for export under export control regulations.
  • Experience in semiconductor IC development, IC manufacturing, fabrication, testing, and packaging.
  • Strong project leadership skills to manage external vendors, drive cross functional teams and drive sub-projects as part of larger development programs.
  • Excellent knowledge of ATE test program development including test method development, test bring-up, characterization, debug, and yield analysis.
  • Knowledge of DFT, silicon fabrication process, product Q&R, and basic transistor theory.
  • Background in various product market areas such as high-performance computing, AI, GPUs, CPUs.
Job Responsibility
Job Responsibility
  • Product/test engineering for new product development and manufacturing.
  • Drive pre-Si readiness for power, performance, Thermal and Power delivery (LDOs, Integrated VRs) related tests and features for successful bring up during power on.
  • Drive Power and Performance tuning during post-Si phase in partnership with platform teams.
  • Drive ATE test program implementation to optimize for SOC power/TDP.
  • Work closely with platform/system engineers to drive necessary correlation work to enable such optimizations.
  • Drive product manufacturing fuse requirements and end to end data flow for fusing across various test sockets.
  • Overall product engineering role taking product from definition to launch.
  • Fulltime
Read More
Arrow Right

Principal Physical Design Engineer

Microsoft Silicon, Cloud Hardware, and Infrastructure Engineering (SCHIE) is the...
Location
Location
United States , Mountain View
Salary
Salary:
139900.00 - 274800.00 USD / Year
https://www.microsoft.com/ Logo
Microsoft Corporation
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Doctorate in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 3+ years technical engineering experience OR Master's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 6+ years technical engineering experience OR Bachelor's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 8+ years technical engineering experience OR equivalent experience
  • Ability to meet Microsoft, customer and/or government security screening requirements
  • This role will require access to information that is controlled for export under export control regulations
  • As a condition of employment, the successful candidate will be required to provide either proof of their country of citizenship or proof of their US. residency or other protected status
  • To meet this legal requirement, and as a condition of employment, the successful candidate’s citizenship will be verified with a valid passport
Job Responsibility
Job Responsibility
  • Lead the PnR convergence recipe development for designs at blocks/subsystem and subchip level
  • Develop and implement methodologies and strategies to improve physical design efficiency and performance
  • Develop and implement methodologies and strategies to sign off blocks, subsystem/Subchip in the areas of static timing, physical verification, functional logics equivalence, low power verification and electromigration and IR drop
  • Implementation of functional ECO with least physical design impact
  • Design and implement the global clocking scheme at SOC and sub chip levels
  • Stay current with industry trends and emerging technologies to continuously improve physical design processes and methodologies
  • Installation and quality check of internal and external IP collaterals for use by Physical Design execution team
  • Conduct physical design reviews, identify and resolve design issues, and provide guidance to junior engineers
  • Fulltime
Read More
Arrow Right