CrawlJobs Logo
Microsoft Corporation Logo Microsoft Corporation · IT - Software Development

Principal Silicon Engineer - Networking

United States, Santa Clara 139900.00 - 274800.00 USD / Year · Job Posted March 05, 2026
Apply Position
Job Link Share

Job Description

Microsoft Silicon, Cloud Hardware, and Infrastructure Engineering (SCHIE) is the team behind Microsoft’s expanding Cloud Infrastructure and responsible for powering Microsoft’s “Intelligent Cloud” mission. SCHIE delivers the core infrastructure and foundational technologies for Microsoft's over 200 online businesses including Bing, MSN, Office 365, Xbox Live, Teams, OneDrive, and the Microsoft Azure platform globally with our server and data center infrastructure, security and compliance, operations, globalization, and manageability solutions. Our focus is on smart growth, high efficiency, and delivering a trusted experience to customers and partners worldwide and we are looking for passionate, high-energy engineers to help achieve that mission. Are you seeking an opportunity to work on delivering silicon solutions that have a planet-scale impact? The Data Processing Unit (DPU) team within the Azure Hardware Systems & Infrastructure group is seeking a Principal Silicon Engineer. You will join our front-end silicon team and be responsible for delivering cutting-edge, high performance, low power, scalable and programmable DPU silicon.

Job Responsibility

  • Responsible for front end Micro-architecture and RTL implementation of networking accelerator modules to solve complex problems in a datacenter
  • Interact with the software team to co-develop programmable design implementation, verification, and modeling strategies

Requirements

  • Doctorate in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 3+ years technical engineering experience
  • Master's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 6+ years technical engineering experience
  • Bachelor's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 8+ years technical engineering experience
  • equivalent experience
  • Ability to meet Microsoft, customer and/or government security screening requirements
  • This position will be required to pass the Microsoft Cloud Background Check upon hire/transfer and every two years thereafter
  • This role will require access to information that is controlled for export under export control regulations
  • As a condition of employment, the successful candidate will be required to provide either proof of their country of citizenship or proof of their US. residency or other protected status
  • To meet this legal requirement, and as a condition of employment, the successful candidate’s citizenship will be verified with a valid passport
  • Lawful permanent residents, refugees, and asylees may verify status using other documents, where applicable

Nice to have

  • BS and/or MS in Electrical Engineering or equivalent degree
  • 15+ years of Design verification and/or architecture experience
  • Knowledge of Ethernet, RDMA, TCP/IP, MAC/PCS, Packet forwarding, P4 pipelines and data path Networking blocks
  • Track record with the definition and development of complex SoCs
  • In depth understanding of processors and peripheral interconnect bus protocols and architectures
  • Complex subsystem verification experience that involve multiple complex design modules
  • Understanding of low power microarchitecture techniques
  • Strong knowledge of Verilog, System Verilog, UVM, C++, Python and Perl
  • Technical team management experience is plus
  • Hands on experience with VSCODE or Cursor IDEs, well versed with use of AI agents as an assist in coding and debugging
Microsoft Corporation - All Job Offers

Looking for more opportunities?

Search for other job offers that match your skills and interests.

Suggested Tags: Frontend Developer Secretary Talent Manager Salesforce Administrator Data Analyst
Similar Jobs for

Principal Silicon Engineer - Networking

8 matching positions

Sr Principal Presales, Systems Engineer - Cloud & AI Networking

Sr Principal Presales, Systems Engineer - Cloud & AI Networking. This role has b...
Location
Location
United States
Salary
Salary:
194500.00 - 456500.00 USD / Year
https://www.hpe.com/ Logo
Hewlett Packard Enterprise
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelor's degree in engineering or related field required, advanced degree preferred
  • 15+ years of technical experience in network infrastructure Architecture, design and solutions consulting, designing large-scale AI, Cloud Data Center in Hyperscale networking environments
  • 15+ years of industry experience applying technical expertise with JunOS, EOS, IOS and hyperscale network architecture frameworks
  • JNCIE or equivalent certification
  • Deep hands-on expertise with hyperscale routing, MPLS traffic engineering, switching, SDN overlays (EVPN/VXLAN, MP-BGP), Network Fabrics and DCI solutions, network provisioning, automation and monitoring (Apstra, Paragon, NETCONF/REST APIs, YANG)
  • Familiarity with major networking silicon, hardware platforms and related software (e.g., Juniper, Arista, Cisco, SONiC, Cumulus etc.)
  • SME in Virtualization technologies on x86 and scaling using technologies such DPDK, SR-IOV, SmartNICs etc.
  • Proven success in complex pre-sales roles, with a strong ability to build relationships with senior technical and C-Level stakeholders
  • Experience with programming/scripting (Python, APIs, JSON etc.) to enable solution integration and automation
  • Strong communication, presentation, and interpersonal skills with the ability to influence diverse technical and business audiences
Job Responsibility
Job Responsibility
  • Act as a primary technical architect early in complex sales cycles, working independently or with Sales Engineers to translate business needs into scalable technical solutions
  • Architect end-to-end networking infrastructure solutions with strong expertise in data center, AI networking, hyperscale environments, and WAN technologies
  • Lead solution design and customization, orchestrating input from specialists, systems engineers, and product teams to meet customer requirements
  • Deliver compelling demos, proof-of-concepts, and technical presentations that clearly articulate HPE Networking’s value in customer use cases
  • Engage with hyperscalers, large enterprises, service providers and technology partners to co-design solutions addressing emerging challenges across industries and workloads
  • Influence technical strategy throughout deal validation, solutioning, and initial execution, ensuring smooth handoff to delivery teams
  • Develop best practices, enablement collateral, and architecture playbooks to scale solutions internally and with partners
  • Mentor and provide technical leadership to junior technologists and sales engineering teams
  • Navigate and adapt through complex technology transitions, maintaining thought leadership in networking innovations and industry trends
What we offer
What we offer
  • Health & Wellbeing
  • Personal & Professional Development
  • Unconditional Inclusion
  • Fulltime
Read More
Arrow Right

Principal Engineer

We are looking for a strategic and technically deep Principal Engineer to lead t...
Location
Location
India , Bangalore
Salary
Salary:
Not provided
Cisco
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • 12+ years of experience in networking software, embedded systems, or security architecture, with a consistent track record of delivering complex products
  • Deep domain knowledge of Cisco networking architectures, IOS-XR/Classic, and the life cycle of Service Provider or Enterprise routing platforms
  • Strong background in network security, including ACLs, Lawful Intercept, uRPF, Control Plane Policing, and encryption standards
  • A solid conceptual understanding of LLMs and AI workflows, with the ability to identify how these technologies can be applied to network telemetry and data path optimization
  • Expert-level proficiency in C or C++
  • Experience with packet processing, QoS, and traffic management on programmable silicon (e.g., SiliconOne, Broadcom, or similar)
  • Bachelor’s or Master’s degree in Computer Science, Electronics, or a related technical field
Job Responsibility
Job Responsibility
  • Collaborate with LLM and AI research teams to integrate intelligent capabilities into networking platforms, focusing on predictive analytics, automated troubleshooting, and traffic optimization
  • Lead the design of next-generation security features (e.g., hardware-accelerated threat detection, AI-driven anomaly detection, and advanced telemetry) to provide a competitive edge and drive additional product revenue
  • Define the architectural roadmap for high-capacity networking platforms, ensuring they are optimized for both traditional data forwarding and emerging AI-driven workloads
  • Identify opportunities to monetize AI and security features within existing networking products, translating technical innovations into business value and growth
  • Oversee the programming of NPUs and ASICs (e.g., SiliconOne, DNX) to support the high-telemetry demands of AI models and the performance requirements of advanced security protocols
  • Serve as a subject matter expert across business units, mentoring engineers and guiding cross-functional teams through the complexities of hardware-software-AI integration
  • Fulltime
Read More
Arrow Right

Principal Engineer, ASIC Development Engineering (Frontend Architect - AI Storage Solutions)

In this Frontend Architect position, you will develop AI Storage Solutions based...
Location
Location
India , Bangalore
Salary
Salary:
Not provided
sandisk.com Logo
Sandisk
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelors or Masters or PhD in Computer/Electrical Engineering with 8+ years of hands-on Architecture experience authoring specifications
  • Strong technical background architecting SoC and I/O subsystems involving PCIe and PCIe-DMA engines, or UCIe or CXL or UAL
  • Strong IO subsystem microarchitecture, technical, and working knowledge of the PCIe/UCIe protocol specifications
  • Knowledge of I/O Subsystem and DMA interactions with internal embedded processor-subsystems (x86, RISC-V or ARM) and external host CPU
  • Good understanding of computer/graphics architecture, ML, LLM
  • Architecting an GPU/TPU/xPU Accelerator systems with optimized high bandwidth memory hierarchy and frontend architecture for multi-trillion parameter LLM training/inference including Dense, Mixture of Experts (MoE) with multiple modalities (text, vision, speech)
  • Deep experience optimizing large-scale ML systems, GPU architectures
  • Proficiency in principles and methods of microarchitecture, software, and hardware relevant to performance engineering
  • Multi-disciplinary experience, including familiarity with Firmware and ASIC design
  • Expertise in CUDA programming, GPU memory hierarchies, and hardware-specific optimizations
Job Responsibility
Job Responsibility
  • Responsible for driving the SoC architecture, with a particular focus on I/O subsystems connected over UCIe, PCIe, UAL or CXL
  • Define I/O subsystem and PCIe DMA architectures, including their interactions with internal embedded processor-subsystems, Network on Chip, Memory controllers, and FPGA fabric
  • Create flexible and modular I/O subsystem architectures that can be deployed in either chiplet, monolithic or 3D form factors
  • Work with customers, and cross-functional teams to scope SoC requirements, analyze PPA tradeoffs, and then define architectural requirements that meet the PPA and schedule targets
  • Define I/O subsystem and DMA hardware, software, and firmware interactions with embedded processing subsystems and SoC CPUs on the device side and Host CPUs
  • Author architecture specifications in clear and concise language. Guide and assist pre-silicon design/verification and post-silicon validation during the execution phase
  • Responsible for improving the AI/ML ASIC Architecture performance through hardware & software co-optimization, post-silicon performance analysis, and influencing the strategic product roadmap
  • LLM Workload analysis and characterization of ASIC and competitive datacenter and AI solutions to identify opportunities for performance improvement in our products
  • Experience architecting one or some components of AI/ML accelerator ASICs such as HBM, PCIe/UCIe/CXL, NoC, DMA, Firmware Interactions, NAND, xPU, fabrics, etc
  • Drive the AI Storage Solutions frontend system architecture with GPU/TPU/NPU/xPU to match or exceed the nextgen HBM bandwidth
  • Fulltime
Read More
Arrow Right

Principal Hardware Engineer

We are the global test and automation specialists, powering next-generation tech...
Location
Location
United States , Tualatin
Salary
Salary:
175300.00 - 280600.00 USD / Year
teradyne.com Logo
Teradyne
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • 12+ years of experience in power electronics, high‑current power delivery, or instrumentation hardware design
  • Strong expertise in switching power supplies, multiphase regulators, linear regulators, and power‑stage design
  • Experience with power integrity, transient analysis, and compensation/stability design
  • Proficiency with SPICE simulation, PDN modeling tools, and PCB design tools
  • Hands‑on experience with power measurement equipment and high‑current test setups
  • Strong analytical and debugging skills
  • Experience designing power‑delivery modules for ATE instrumentation
  • Knowledge of dynamic voltage scaling, digital power control, and telemetry systems
  • Familiarity with high‑current connectors, cabling, and low‑impedance mechanical design
  • Understanding of thermal modeling, heatsink design, and system‑level thermal constraints
Job Responsibility
Job Responsibility
  • Designing, developing, and validating high‑current, high‑power sourcing and switching hardware used in semiconductor automated test equipment
  • Architecting and designing high‑current power delivery modules (from mA to 100+ A) for ATE systems
  • Developing fast‑response voltage/current sourcing circuits optimized for dynamic load conditions, droop control, and transient performance
  • Implementing advanced power‑stage topologies (buck, multiphase, linear, hybrid) tailored for semiconductor test environments
  • Designing for wide operating ranges, including high‑voltage rails, low‑voltage/high‑current rails, and dynamic voltage scaling
  • Optimizing power integrity across the full PDN (instrumentation → cabling → loadboard → DUT)
  • Modeling and mitigating droop, overshoot, ringing, and ground bounce under fast load steps
  • Performing simulation and analysis of loop stability, compensation networks, and transient response
  • Ensuring compliance with DUT power‑up sequencing, ramp rates, and timing constraints
  • Designing robust protection systems including OCP, OVP, OTP, short‑circuit protection, and fault‑isolation mechanisms
What we offer
What we offer
  • medical
  • dental
  • vision
  • Flexible Spending Accounts
  • retirement savings plans
  • life and disability insurance
  • paid vacation & holidays
  • tuition assistance programs
  • Fulltime
Read More
Arrow Right

Principal Product Engineer

Microsoft Silicon, Cloud Hardware, and Infrastructure Engineering (SCHIE) is the...
Location
Location
United States , Austin
Salary
Salary:
139900.00 - 274800.00 USD / Year
https://www.microsoft.com/ Logo
Microsoft Corporation
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Doctorate in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 3+ years technical engineering experience
  • OR Master's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 6+ years technical engineering experience
  • OR Bachelor's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 8+ years technical engineering experience
  • OR equivalent experience
  • Ability to meet Microsoft, customer and/or government security screening requirements
  • This role will require access to information that is controlled for export under export control regulations
  • 10+ years of experience in Product development and manufacturing in large scale and/or high performance (i.e., AI, machine leaning, neural nets, CPU’s) and/or high power SoCs/chips
  • 10+ years of experience in Developing Integrated Circuits (pre-silicon, first silicon bring-up, new product introduction)
  • 8+ years of experience in product and test engineering, specializing in ATE test program development
  • Strong presentation and communication skills
Job Responsibility
Job Responsibility
  • Product/test engineering for new product development and manufacturing
  • Drive pre-Si readiness for power, performance, Thermal and Power delivery (LDOs, Integrated VRs) related tests and features for successful bring up during power on
  • Drive Power and Performance tuning during post-Si phase in partnership with platform teams
  • Drive ATE test program implementation to optimize for SOC power/TDP
  • Work closely with platform/system engineers to drive necessary correlation work to enable such optimizations
  • Drive product manufacturing fuse requirements and end to end data flow for fusing across various test sockets
  • Manage external vendors, drive cross functional teams and drive sub-projects as part of larger development programs
  • Overall product engineering role taking product from definition to launch
  • Fulltime
Read More
Arrow Right

Principal Design Engineer

Microsoft Silicon, Cloud Hardware, and Infrastructure Engineering (SCHIE) is the...
Location
Location
United States , Mountain View
Salary
Salary:
139900.00 - 274800.00 USD / Year
https://www.microsoft.com/ Logo
Microsoft Corporation
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Doctorate in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 3+ years technical engineering experience
  • Master's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 6+ years technical engineering experience
  • Bachelor's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 8+ years technical engineering experience
  • equivalent experience
  • Ability to meet Microsoft, customer and/or government security screening requirements
  • This role will require access to information that is controlled for export under export control regulations
  • 10+ years expertise in Digital Design including microarchitecture specification development, RTL coding in Verilog/System Verilog and Clock Domain Crossing (CDC)/Lint closure
  • 8+ years of experience delivering successful IP or Application Specific Integrated Circuits (ASIC)/SOC designs
  • 5+ years of experience in Synthesis, Timing constraints, Power, Performance, Area (PPA) trade-offs and Post-Silicon Debug
  • 5+ experience in Designing Fabric/Network On Chip or Networking ASICs or Complex Control Logic
Job Responsibility
Job Responsibility
  • Part of the design team driving many facets of high performance, high bandwidth designs
  • Working on Intellectual Property (IP) microarchitecture specification, Register Transfer Level (RTL) design, synthesis, and System on Chip (SOC) integration on different subsystems
  • Interacting with various teams, including architecture, verification, and physical design, ensuring that the design is implemented and verified to the spec
  • Fulltime
Read More
Arrow Right

Principal Sourcing Engineer - AI Scale Up & Switch

Microsoft’s Cloud business is expanding, and the Cloud Supply Chain (CSCP) organ...
Location
Location
United States , Redmond
Salary
Salary:
139900.00 - 274800.00 USD / Year
https://www.microsoft.com/ Logo
Microsoft Corporation
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Master's degree in Business, Supply Chain Management, Engineering, Materials Science, or related field AND 6+ years experience in procurement, supply chain, sourcing, engineering, operations, or relevant sales-related roles OR Bachelor's degree in Business, Supply Chain Management, Engineering, Materials Science, or related field AND 8+ years experience in procurement, supply chain, sourcing, engineering, operations, or relevant sales-related roles OR equivalent experience
  • Ability to meet Microsoft, customer and/or government security screening requirements are required for this role
  • These requirements include but are not limited to the following specialized security screenings: Microsoft Cloud Background Check: This position will be required to pass the Microsoft Cloud Background Check upon hire/transfer and every two years thereafter
Job Responsibility
Job Responsibility
  • Act as a technical trusted advisor for AI scale-up and scale-out interconnect technologies, including high-speed Ethernet/ESUN, NVLink/NVSwitch-class fabrics, and emerging AI-optimized switching architectures
  • Partner with Azure engineering and and system architecture teams to translate AI workload requirements (latency, bandwidth, topology, power, reliability) into sourcing and supplier strategies
  • Evaluate next-generation technologies across switch silicon, optical/electrical interconnects, cables, transceivers, and system-level fabrics to inform Azure roadmaps
  • Lead deep technical engagements with strategic suppliers (switch silicon vendors, system OEMs/ODMs, optics providers, and emerging startups)
  • Drive supplier technical alignment with Azure requirements, including performance targets, feature roadmaps, power efficiency, manufacturability, and long-term scalability
  • Influence supplier roadmaps through early-stage co-development, design reviews, and proof-of-concept evaluations
  • Define sourcing strategies that balance performance, cost, capacity, resilience, and time-to-market
  • Identify and mitigate technology and supply risks, including single-source dependencies, yield constraints and ecosystem bottlenecks
  • Support make-vs-buy decisions and multi-vendor strategies for critical AI interconnect components
  • Serve as a bridge between engineering, operations, supply chain, finance, and executive stakeholders, providing clear technical guidance and trade-off analysis
  • Fulltime
Read More
Arrow Right

Principal Signal Integrity Engineer

We are seeking a seasoned Signal and Power Integrity Engineer with expertise or ...
Location
Location
Malaysia , Penang
Salary
Salary:
Not provided
amd.com Logo
AMD
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • MS or PhD in Electrical Engineering
  • Excellent analytical and problem-solving skills along with attention to details
  • Need a self-starter, someone able to drive tasks independently and efficiently to completion
  • Strong/effective communication skills
  • Enthusiastic team-first mentality
  • Experience with PCB, Package and IC level power delivery networks
  • Experience in silicon packaging and PCB design for signal and power integrity
  • Experience with high-speed digital signaling interfaces such as PCIE, GDDR6, HDMI
  • Expertise in electrical modeling EDA and AMS tools such as ADS, HFSS, SIwave, HSPICE
  • Expertise in electromagnetic theory and circuit analysis
Job Responsibility
Job Responsibility
  • Responsible for Signal Integrity and Power Integrity simulations at feasibility, pre-layout, post-layout phases of AECG characterization board and demo board design. Establish design and layout guidelines
  • Responsible for coordinating with HW design team, layout team, NPI and manufacturing vendors to resolve SI/PI related issues
  • Responsible for end-to-end channel simulations for multi gigabit serial lines like 56Gbps, 112Gbps and beyond
  • Responsible for PI analysis simulations of HBM/ /DDR4/LPDDR4/DDR5/LPDDR5 and other memory buses
  • Responsible for characterizing the various interfaces in the product and verifying the simulations against measurements
  • Responsible for preparation of and implementing checklists for various stages of PCB development
  • Worked with architecture team, package design team and PCB design team for future PCB technology
  • Update the SIPI design and analysis flow and automate the process
Read More
Arrow Right