CrawlJobs Logo

Principal Signal Integrity Engineer

Malaysia, Penang · Job Posted March 25, 2026
Apply Position
Job Link Share

Job Description

We are seeking a seasoned Signal and Power Integrity Engineer with expertise or significant interest in System SIPI. This senior role will stretch you as you lead Power Integrity teams in development directions and design trade offs.

Job Responsibility

  • Responsible for Signal Integrity and Power Integrity simulations at feasibility, pre-layout, post-layout phases of AECG characterization board and demo board design. Establish design and layout guidelines
  • Responsible for coordinating with HW design team, layout team, NPI and manufacturing vendors to resolve SI/PI related issues
  • Responsible for end-to-end channel simulations for multi gigabit serial lines like 56Gbps, 112Gbps and beyond
  • Responsible for PI analysis simulations of HBM/ /DDR4/LPDDR4/DDR5/LPDDR5 and other memory buses
  • Responsible for characterizing the various interfaces in the product and verifying the simulations against measurements
  • Responsible for preparation of and implementing checklists for various stages of PCB development
  • Worked with architecture team, package design team and PCB design team for future PCB technology
  • Update the SIPI design and analysis flow and automate the process

Requirements

  • MS or PhD in Electrical Engineering
  • Excellent analytical and problem-solving skills along with attention to details
  • Need a self-starter, someone able to drive tasks independently and efficiently to completion
  • Strong/effective communication skills
  • Enthusiastic team-first mentality
  • Experience with PCB, Package and IC level power delivery networks
  • Experience in silicon packaging and PCB design for signal and power integrity
  • Experience with high-speed digital signaling interfaces such as PCIE, GDDR6, HDMI
  • Expertise in electrical modeling EDA and AMS tools such as ADS, HFSS, SIwave, HSPICE
  • Expertise in electromagnetic theory and circuit analysis
  • Experience with programming in Python, C++, Matlab

Looking for more opportunities?

Search for other job offers that match your skills and interests.

Similar Jobs for

Principal Signal Integrity Engineer

8 matching positions

Principal Engineer for Automotive Camera Signal Processing

At BMW Car IT, a wholly owned subsidiary of BMW AG, we live and breathe software...
Location
Location
Germany , Ulm
Salary
Salary:
Not provided
bmw.de Logo
BMW
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • University degree in computer science, electrical engineering, communications engineering or a comparable field of study
  • Several years of professional experience in embedded software development and quality assurance in the automotive industry with focus on camera-based systems
  • Technical background in embedded Linux software development
  • Profound knowledge in camera image processing, video pipelines, image quality tuning and sensor configuration for automotive systems
  • Experience with serial camera interfaces and protocols (e.g. GMSL, FPD, ASA-ML, CSI, I²C)
  • Experience with embedded development and analysis tools (e.g. Wireshark, Carmen, Perfetto, FTrace, Visual Studio Code etc.)
  • Excellent analytical, communication, and teamwork skills
  • business‑fluent English is required
Job Responsibility
Job Responsibility
  • Technical Lead for automotive camera image signal processing and sensor-related software development
  • lead technical development of video pipelines and signal streams for SerDes-based cameras, including image quality tuning and diagnostics
  • support onboarding suppliers and coordinate technical topics with external partners
  • hands-on in implementation, integration, debugging, and optimization of camera pre-processing components
  • collaborate closely with functional owners, system architects, SoC and sensor suppliers, and middleware teams
  • ensure implementation aligns with software design and BMW requirements through code reviews
  • contribute to system and software architecture by translating concepts into solutions, defining and validating technical requirements, and developing optimizations to enhance system performance and stability
  • act as a technical mentor and go-to expert for camera pre-processing within the domain
What we offer
What we offer
  • Company car option
  • English speaking teams in an intercultural setting
  • Flexible organisation of working times & mobile work arrangements
  • Career development & continuous personal qualification
  • Relocation Services for our new employees
  • Fulltime
Read More
Arrow Right

Principal Engineer, Platform Engineering

Wavelo is a SaaS business on a mission to make telecoms a breeze. We provide fle...
Location
Location
Canada
Salary
Salary:
164500.00 - 192800.00 CAD / Year
tucows.com Logo
Tucows
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • 8+ years of professional software development experience or equivalent depth of technical ownership
  • Demonstrated experience leading platform, infrastructure, or developer-experience initiatives that improved reliability and/or delivery speed
  • Experience with modern software delivery practices
  • Proven ability to lead and deliver complex, loosely scoped technical initiatives
  • Strong platform engineering mindset, including building reusable primitives, paved-road solutions, and automation frameworks that enable product teams
  • Experience designing and building reliable, scalable, and operationally sound software systems
  • Ability to influence without authority, driving alignment across teams through clarity, pragmatism, and shared standards
  • Strong automation-first mindset with a focus on measurable engineering outcomes such as DORA metrics, toil reduction, faster environment provisioning
Job Responsibility
Job Responsibility
  • Set technical direction and deliver high-leverage platform capabilities that make Wavelo faster to ship, easier to operate, and easier to scale—with a particular focus on environment automation, CI/CD maturity, reliability and observability, and developer experience
  • Partner closely with Infrastructure / DevOps teams and cross-functional stakeholders to reduce 'coordination as a dependency'
  • Drive measurable improvements using delivery and reliability metrics such as DORA metrics, incident reduction, and toil reduction
  • Gain a deep understanding of the current platform landscape including infrastructure, platform services, and application layers
  • Identify key constraints that are slowing engineering delivery
  • Build context around the environment platform strategy, including declarative environments, generated artifacts, and self-service developer experiences
  • Identify current platform gaps such as manual steps or fragile integrations
  • Establish strong working relationships across Infrastructure/CI, Operations, Security, and product engineering teams
  • Begin shaping shared standards through design reviews and code reviews
  • Identify 1–2 high-leverage improvements (e.g., removing manual provisioning steps, improving reliability signals, tightening CI/CD contracts)
What we offer
What we offer
  • Remote-first work
  • Generous benefits
  • Reasonable accommodation for individuals with disabilities
  • Commitment to inclusion across race, religion, color, national origin, gender, sexual orientation, age, marital status, veteran status or disability status
  • Fulltime
Read More
Arrow Right

Principal Signal Processing Researcher

As a Principal Signal Processing Researcher, you will create and lead technical ...
Location
Location
United States , Dayton
Salary
Salary:
206000.00 - 284000.00 USD / Year
str.us Logo
STR
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Active Security Clearance, with eligibility to support special access programs, for which US Citizenship is required by the US government
  • PhD, MS, or BS in Electrical Engineering, Applied Mathematics, Physics, or related technical discipline with 8–10+ years of relevant experience depending on degree
  • Strong scientific programming skills including Matlab, Python, Simulink and/or C/C++
  • Strong communication skills and the ability to describe complex technical concepts to fellow researchers as well as to non-technical people
  • Ability to translate customer requirements to determine research focus
  • Ability to create and present deep technical briefings as well as high-level briefings to Customers and senior management
  • Experience with designing, implementing, testing, and analyzing ML/AI algorithms
  • Strong understanding of radar architectures, waveforms, modes, and RF signal chains
Job Responsibility
Job Responsibility
  • Develop electronic warfare and radar system concepts, signal processing and machine learning algorithms, and RF solutions to remote sensing challenges
  • Provide technical leadership to small, multi-disciplinary teams that develop, implement, test, and integrate novel sensing, electronic warfare, and signal processing systems
  • Direct Modeling and Simulation activities of advanced RF systems in support of algorithm development, test, and integration
  • Plan and support algorithm test and evaluation activities, including performance assessment in laboratory and field environments
  • Clearly communicate with customers, stakeholders, sponsors, prime- and subcontractors
  • Fulltime
Read More
Arrow Right

Principal Engineer, ASIC Development Engineering (RTL Design)

We are seeking a highly experienced and motivated Principal Engineer specialisin...
Location
Location
India , Bengaluru
Salary
Salary:
Not provided
sandisk.com Logo
Sandisk
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelor’s or Master’s degree in Electrical/Electronic Engineering or related field
  • 9+ years of experience in digital design, with a focus on RTL design for complex SoCs
  • Deep expertise in Verilog/SystemVerilog
  • Strong understanding of SoC architecture, AMBA protocols (AXI/AHB/APB), interconnects and peripherals for debug
  • Experience with synthesis, static timing analysis, and DFT concepts
  • Hands-on with EDA tools (simulation, lint, CDC, synthesis, formal verification)
  • Proven track record of leading technical teams and delivering successful silicon
  • Excellent analytical, problem-solving, and communication skills
  • Passion for innovation and delivering high-quality, scalable solutions
Job Responsibility
Job Responsibility
  • Define and review SoC architecture and design specifications
  • Develop high-quality RTL which is synthesizable using Verilog/SystemVerilog
  • Ensure robust design methodologies, including lint, CDC, RDC and FC-Elab
  • Drive Cross-Functional Collaboration: Partner with SoC Design, Verification, Validation, DFT, Physical Design, Mixed-Signal IP, Foundry, Hardware, Firmware, and Test Engineering
  • Mentor and Inspire: Provide technical leadership and mentorship to engineering teams, fostering a culture of innovation, accountability, and continuous improvement
  • Technical Excellence: Drive integration and debug efforts for subsystem and full-chip level. Analyse design trade-offs and guide design optimisations for area, performance, and power
  • Contribute to IP selection, evaluation, and integration in SoC designs
  • Communicate with Impact: Deliver clear, concise, and transparent project updates to stakeholders, ensuring alignment across all levels
  • Fulltime
Read More
Arrow Right

Principal Engineer, VLSI Design Engineering (Analog Design)

Actively contribute to provide High speed IO solutions for next generation Memor...
Location
Location
India , Bengaluru
Salary
Salary:
Not provided
sandisk.com Logo
Sandisk
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelors/Masters degree in Electronics & Telecommunication/Electrical engineering (VLSI Design)
  • Hands-on design knowledge on both Digital custom, Analog & mixed signal design environment
  • 8+ years of Experience on IO circuit blocks used in memory products like DDR4, DDR5, LPDDR4, LPDDR5, GDDR5, GDDR6 is desirable
  • NAND Flash Design knowledge is plus
  • Familiar with custom design methodology & flow, Calibration, JTAG design requirements, understanding of High-speed IO circuit and Datapath design including LDO, PLL, DLL, Rx, Tx and clocking circuits
  • Knowledge of High Speed layout guidelines, analog layout techniques, including floor-planning, matching, shielding and parasitic optimization
  • Understanding Datapath circuits like pipelining, digital design, STA, fan-out and load estimation, FIFO design etc.
  • Familiarity with package/board/Power integrity /signal integrity constraints is a plus
  • Strong communication skills & circuit design knowledge is preferred
  • Tool knowledge: spice tools: finesim, hspice & other flows
Job Responsibility
Job Responsibility
  • Actively contribute to provide High speed IO solutions for next generation Memory in advanced CMOS technology nodes
  • Designing High Speed IO DDR IO circuits to meet product specifications and product requirements
  • Work closely with team and actively participate in technical discussions and reviews
  • Pro-actively get design issues/problems solved
  • Contribute to or propose innovative design solutions and design methodologies.
  • Fulltime
Read More
Arrow Right

Principal Engineer, ASIC Development Engineering (RTL Design)

We are seeking a highly experienced and motivated Principal Engineer specialisin...
Location
Location
India , Bengaluru
Salary
Salary:
Not provided
sandisk.com Logo
Sandisk
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelor’s or Master’s degree in Electrical/Electronic Engineering or related field
  • 9+ years of experience in digital design, with a focus on RTL design for complex SoCs
  • Deep expertise in Verilog/SystemVerilog
  • Strong understanding of SoC architecture, AMBA protocols (AXI/AHB/APB), interconnects and peripherals for debug
  • Experience with synthesis, static timing analysis, and DFT concepts
  • Hands-on with EDA tools (simulation, lint, CDC, synthesis, formal verification)
  • Proven track record of leading technical teams and delivering successful silicon
  • Excellent analytical, problem-solving, and communication skills
  • Passion for innovation and delivering high-quality, scalable solutions
Job Responsibility
Job Responsibility
  • Define and review SoC architecture and design specifications
  • Develop high-quality RTL which is synthesizable using Verilog/SystemVerilog
  • Ensure robust design methodologies, including lint, CDC, RDC and FC-Elab
  • Drive Cross-Functional Collaboration: Partner with SoC Design, Verification, Validation, DFT, Physical Design, Mixed-Signal IP, Foundry, Hardware, Firmware, and Test Engineering
  • Mentor and Inspire: Provide technical leadership and mentorship to engineering teams, fostering a culture of innovation, accountability, and continuous improvement
  • Technical Excellence: Drive integration and debug efforts for subsystem and full-chip level. Analyse design trade-offs and guide design optimisations for area, performance, and power
  • Contribute to IP selection, evaluation, and integration in SoC designs
  • Communicate with Impact: Deliver clear, concise, and transparent project updates to stakeholders, ensuring alignment across all levels
  • Fulltime
Read More
Arrow Right

ASIC Digital Design Principal Engineer

Our Hardware Engineers at Synopsys are responsible for designing and developing ...
Location
Location
India , Bengaluru
Salary
Salary:
Not provided
synopsys.com Logo
Synopsis Engineering
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelor’s or Master’s degree in Electrical Engineering (BSEE/MSEE) or related field
  • Minimum 6 years of experience in bare metal firmware development and silicon testing
  • Strong understanding of digital design (RTL) and mixed-signal integration principles
  • Experience with structured firmware development, verification, and documentation processes
  • Proficiency in project execution, from initial specification through to final testing and validation
  • Knowledge of SerDes standards and scripting (Shell/Python) is a strong advantage
Job Responsibility
Job Responsibility
  • Designing, developing, and testing bare metal firmware for advanced mixed-signal ASICs, with a focus on high-speed SerDes products
  • Collaborating with analog and digital teams to define specifications and integration requirements for IP blocks and system-on-chip (SoC) solutions
  • Executing structured firmware development processes, including verification and thorough documentation of design flows
  • Performing functional and performance tests on prototype test-chips to ensure robust operation and compliance with design specifications
  • Supporting customer teams by providing technical expertise, troubleshooting, and guidance throughout the product lifecycle
  • Contributing to project planning, tracking milestones, and ensuring timely delivery of high-quality deliverables
  • Engaging in continuous learning to stay abreast of industry advancements in SerDes standards, scripting, and digital design methodologies
What we offer
What we offer
  • Comprehensive medical and healthcare plans that work for you and your family
  • Time Away in addition to company holidays, we have ETO and FTO Programs
  • Family Support maternity and paternity leave, parenting resources, adoption and surrogacy assistance, and more
  • ESPP Purchase Synopsys common stock at a 15% discount, with a 24 month look-back
  • Retirement Plans save for your future with our retirement plans that vary by region and country
  • Competitive salaries
  • Fulltime
Read More
Arrow Right

Principal Software Engineer Manager, CoreAI

Core AI is at the forefront of Microsoft's mission to redefine how software is b...
Location
Location
United States , Redmond
Salary
Salary:
165600.00 - 296400.00 USD / Year
https://www.microsoft.com/ Logo
Microsoft Corporation
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelor's Degree in Computer Science or related technical field AND 8+ years technical engineering experience with coding in languages including, but not limited to, C, C++, C#, Java, JavaScript, or Python OR equivalent experience
  • Ability to meet Microsoft, customer and/or government security screening requirements
  • Microsoft Cloud Background Check: This position will be required to pass the Microsoft Cloud background check upon hire/transfer and every two years thereafter
Job Responsibility
Job Responsibility
  • Lead and Develop the Team - Manage and coach engineers across levels, foster collaboration and inclusion, and drive career growth through mentoring and feedback
  • Drive Strategic Clarity: Leverage data-driven insights and competitive intelligence to inform product direction, identify opportunities, and guide decision-making
  • Foster Engineering Alignment: Work with the engineering teams and partner organizations by driving clarity, alignment, and shared ownership of technical direction
  • Deliver Cohesive End-to-End Experiences: Collaborate closely with partner teams—including experience, SDK, and platform groups—to ensure seamless integration and delivery of features across the stack
  • Build Foundational Capabilities: Contribute to and lead the development of core platform components and reusable building blocks that accelerate team velocity and product innovation
  • Champion Customer-Centric Development: Engage directly with customers and product teams to capture feedback, understand demand signals, and refine product messaging—ensuring the voice of the customer shapes product evolution
  • Lead Live Site Excellence: Drive operational excellence in managing and operating large-scale distributed systems with a high bar for service-level agreements (SLAs). Lead root cause analyses (RCAs) for key live site incidents and outages, identify systemic improvements, and set high standards for reliability and performance
What we offer
What we offer
  • Benefits and other compensation
  • Find additional benefits and pay information here: https://careers.microsoft.com/us/en/us-corporate-pay
  • Fulltime
Read More
Arrow Right