CrawlJobs Logo

Principal Signal and Power Integrity Engineer

United States, Raleigh Employment contract 142800.00 - 274800.00 USD / Year · Job Posted June 10, 2026
Apply Position
Job Link Share

Job Description

Microsoft Silicon, Cloud Hardware, and Infrastructure Engineering (SCHIE) is the team behind Microsoft's expanding Cloud Infrastructure and responsible for powering Microsoft's "Intelligent Cloud" mission. SCHIE delivers the core infrastructure and foundational technologies for Microsoft's over 200 online businesses including Bing, MSN, Office 365, Xbox Live, Teams, OneDrive, and the Microsoft Azure platform globally with our server and data center infrastructure, security and compliance, operations, globalization, and manageability solutions. Our focus is on smart growth, high efficiency, and delivering a trusted experience to customers and partners worldwide and we are looking for passionate engineers to help achieve that mission. The Compute Silicon & Manufacturing Engineering (CSME) organization within SCHIE is responsible for design, development, manufacturing and packaging of Microsoft's state-of-the-art computer chips, notably the Azure Cobalt. Our solutions provide sustainable strategic advantage to Microsoft and enable our customers to achieve more. As Microsoft's cloud business continues to grow the ability to deploy new offerings and hardware infrastructure on time, in high volume with high quality and lowest cost is of paramount importance. To achieve this goal, the Signal and Power Integrity Team team is instrumental in defining and delivering operational measures of success for hardware manufacturing, improving the planning process, quality, delivery, scale and sustainability related to Microsoft cloud hardware. We are looking for engineers with a dedicated passion for customer focused solutions, insight and industry knowledge to envision and implement future technical solutions that will manage and optimize the Cloud infrastructure.

Job Responsibility

  • PI engineer for compute and AI SoCs and platforms – Implement strategies for end-to-end power delivery design from Silicon to Package, and linking to Platform to System and Cloud
  • Deliver SIPI solutions that meet the HPC demands across the entire system
  • Drive future power delivery solutions for chiplet architecture with advanced packaging and advanced silicon nodes
  • Design, model, and simulate PI (i.e., incl. IP design, voltage regulator, motherboard, CPU package, silicon, and decoupling capacitor solution) for data center processors and corresponding platforms to ensure optimized performance. Performs DC, AC and transient simulation to provide noise, impedance profile of the whole power delivery path and link/electrical simulations to validate I/O performance from platform to silicon
  • Work closely with silicon and platform architects, motherboard and package designers, thermal architects and engineers, and power and performance engineers
  • Drives the execution of architecture solutions across product lines or multiple product groups across teams that account for design trends and future concepts by leveraging cross- functional expertise, industry practices, and lessons learned from teams working across multiple product lines
  • Drives engineering system design decisions that require collaboration between internal and external stakeholders to account for platform-specific technology decisions and develop system models based on current and anticipated feature/design needs and trade-offs

Requirements

Doctorate in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 3+ years technical engineering experience OR Master's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 6+ years technical engineering experience OR Bachelor's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 8+ years technical engineering experience OR equivalent experience.

Nice to have

  • MSEE degree with 10 years' experience in silicon packaging products development
  • Experience with power integrity modelling for HPC products
  • Strong foundation in advanced packaging technologies as it relates Power integrity
  • Experience with Foundry Silicon technologies, OSAT technologies and Substrate technologies
  • MS degree with minimum 7+ years of experience in silicon/package/system power integrity/delivery
  • BSEE degree with minimum 10 years' experience in silicon/package/system power integrity/delivery
  • Experienced in the field of Power Integrity and delivery, System design, IP design with knowledge on product development with minimum 7 years' experience in design and electrical modelling
  • Good working knowledge in the field of end to end system SIPI Design and Architecture
  • Industry knowledge, trends and landscape of technologies to drive development across Silicon-IP, Advanced packaging, Substrate technology, Board technology and Platform design
  • Interpersonal skills including written and verbal communication, teamwork, negotiation, and presentation

Looking for more opportunities?

Search for other job offers that match your skills and interests.

Similar Jobs for

Principal Signal and Power Integrity Engineer

8 matching positions

Principal Signal Integrity Engineer

We are seeking a seasoned Signal and Power Integrity Engineer with expertise or ...
Location
Location
Malaysia , Penang
Salary
Salary:
Not provided
amd.com Logo
AMD
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • MS or PhD in Electrical Engineering
  • Excellent analytical and problem-solving skills along with attention to details
  • Need a self-starter, someone able to drive tasks independently and efficiently to completion
  • Strong/effective communication skills
  • Enthusiastic team-first mentality
  • Experience with PCB, Package and IC level power delivery networks
  • Experience in silicon packaging and PCB design for signal and power integrity
  • Experience with high-speed digital signaling interfaces such as PCIE, GDDR6, HDMI
  • Expertise in electrical modeling EDA and AMS tools such as ADS, HFSS, SIwave, HSPICE
  • Expertise in electromagnetic theory and circuit analysis
Job Responsibility
Job Responsibility
  • Responsible for Signal Integrity and Power Integrity simulations at feasibility, pre-layout, post-layout phases of AECG characterization board and demo board design. Establish design and layout guidelines
  • Responsible for coordinating with HW design team, layout team, NPI and manufacturing vendors to resolve SI/PI related issues
  • Responsible for end-to-end channel simulations for multi gigabit serial lines like 56Gbps, 112Gbps and beyond
  • Responsible for PI analysis simulations of HBM/ /DDR4/LPDDR4/DDR5/LPDDR5 and other memory buses
  • Responsible for characterizing the various interfaces in the product and verifying the simulations against measurements
  • Responsible for preparation of and implementing checklists for various stages of PCB development
  • Worked with architecture team, package design team and PCB design team for future PCB technology
  • Update the SIPI design and analysis flow and automate the process
Read More
Arrow Right

Senior Applied Scientist and Principal Applied Scientist

Are you passionate about advancing Artificial Intelligence through innovative re...
Location
Location
United States , Redmond
Salary
Salary:
119800.00 - 234700.00 USD / Year
https://www.microsoft.com/ Logo
Microsoft Corporation
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelor's Degree in Statistics, Econometrics, Computer Science, Electrical or Computer Engineering, or related field AND 4+ years related experience (e.g., statistics predictive analytics, research)
  • OR Master's Degree in Statistics, Econometrics, Computer Science, Electrical or Computer Engineering, or related field AND 3+ years related experience
  • OR Doctorate in Statistics, Econometrics, Computer Science, Electrical or Computer Engineering, or related field AND 1+ year(s) related experience
  • OR equivalent experience
  • Ability to meet Microsoft, customer and/or government security screening requirements
  • Microsoft Cloud Background Check
  • Additional or Preferred Qualifications: Bachelor's Degree AND 6+ years related experience
  • OR Master's Degree AND 4+ years related experience
  • OR Doctorate AND 3+ years related experience
  • OR equivalent experience
Job Responsibility
Job Responsibility
  • Collaborate with AI researchers, engineers, and multidisciplinary teams within M365 Core to design, build, and deliver end-to-end machine learning solutions optimized for human-human and human-AI interactions across productivity and collaboration scenarios
  • Lead and contribute to research and development initiatives in language model training, evaluation, and quality assessment with a specific focus on advancing the foundational capabilities and enterprise solutions of M365 Core
  • Design, develop, and refine robust ML pipelines, including data cleaning, feature engineering, model training, evaluation, deployment, and optimization
  • Adapt, extend or enhance the capability of large language models (LLMs) using a combination of supervised finetuning, reinforcement learning, and apply advanced techniques such as chain of thought prompting, agent orchestration, and synthetic data generation to meet evolving business needs
  • Remain current with the latest advancements in ML, AI, digital signal processing, and responsible AI practices, contributing to intellectual property portfolios through publications, patents, and libraries
  • Develop and deploy live production systems as part of integrated product teams, supporting all phases of the product cycle from ideation to shipping, post-launch optimization, and ongoing improvements
  • Champion ethics, fairness, and privacy in AI system development, contributing to policy creation and ensuring responsible research and data collection practices
  • Document work in progress, experimentation results, and share findings to promote a culture of innovation and transparency
  • Mentor and develop early-in-career team members, establish best practices, and collaborate with academic communities to build a robust recruiting pipeline for research talent
  • Present research findings at conferences and industry events, shaping the dialogue around AI-powered solutions for enterprise and communication platforms
  • Fulltime
Read More
Arrow Right

Principal Engineer, ASIC Development Engineering (RTL Design)

We are seeking a highly experienced and motivated Principal Engineer specialisin...
Location
Location
India , Bengaluru
Salary
Salary:
Not provided
sandisk.com Logo
Sandisk
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelor’s or Master’s degree in Electrical/Electronic Engineering or related field
  • 9+ years of experience in digital design, with a focus on RTL design for complex SoCs
  • Deep expertise in Verilog/SystemVerilog
  • Strong understanding of SoC architecture, AMBA protocols (AXI/AHB/APB), interconnects and peripherals for debug
  • Experience with synthesis, static timing analysis, and DFT concepts
  • Hands-on with EDA tools (simulation, lint, CDC, synthesis, formal verification)
  • Proven track record of leading technical teams and delivering successful silicon
  • Excellent analytical, problem-solving, and communication skills
  • Passion for innovation and delivering high-quality, scalable solutions
Job Responsibility
Job Responsibility
  • Define and review SoC architecture and design specifications
  • Develop high-quality RTL which is synthesizable using Verilog/SystemVerilog
  • Ensure robust design methodologies, including lint, CDC, RDC and FC-Elab
  • Drive Cross-Functional Collaboration: Partner with SoC Design, Verification, Validation, DFT, Physical Design, Mixed-Signal IP, Foundry, Hardware, Firmware, and Test Engineering
  • Mentor and Inspire: Provide technical leadership and mentorship to engineering teams, fostering a culture of innovation, accountability, and continuous improvement
  • Technical Excellence: Drive integration and debug efforts for subsystem and full-chip level. Analyse design trade-offs and guide design optimisations for area, performance, and power
  • Contribute to IP selection, evaluation, and integration in SoC designs
  • Communicate with Impact: Deliver clear, concise, and transparent project updates to stakeholders, ensuring alignment across all levels
  • Fulltime
Read More
Arrow Right

Principal Engineer, ASIC Development Engineering (RTL Design)

We are seeking a highly experienced and motivated Principal Engineer specialisin...
Location
Location
India , Bengaluru
Salary
Salary:
Not provided
sandisk.com Logo
Sandisk
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelor’s or Master’s degree in Electrical/Electronic Engineering or related field
  • 9+ years of experience in digital design, with a focus on RTL design for complex SoCs
  • Deep expertise in Verilog/SystemVerilog
  • Strong understanding of SoC architecture, AMBA protocols (AXI/AHB/APB), interconnects and peripherals for debug
  • Experience with synthesis, static timing analysis, and DFT concepts
  • Hands-on with EDA tools (simulation, lint, CDC, synthesis, formal verification)
  • Proven track record of leading technical teams and delivering successful silicon
  • Excellent analytical, problem-solving, and communication skills
  • Passion for innovation and delivering high-quality, scalable solutions
Job Responsibility
Job Responsibility
  • Define and review SoC architecture and design specifications
  • Develop high-quality RTL which is synthesizable using Verilog/SystemVerilog
  • Ensure robust design methodologies, including lint, CDC, RDC and FC-Elab
  • Drive Cross-Functional Collaboration: Partner with SoC Design, Verification, Validation, DFT, Physical Design, Mixed-Signal IP, Foundry, Hardware, Firmware, and Test Engineering
  • Mentor and Inspire: Provide technical leadership and mentorship to engineering teams, fostering a culture of innovation, accountability, and continuous improvement
  • Technical Excellence: Drive integration and debug efforts for subsystem and full-chip level. Analyse design trade-offs and guide design optimisations for area, performance, and power
  • Contribute to IP selection, evaluation, and integration in SoC designs
  • Communicate with Impact: Deliver clear, concise, and transparent project updates to stakeholders, ensuring alignment across all levels
  • Fulltime
Read More
Arrow Right

Principal Software Engineer Lead

Commercial Engineering & AI (CEAI) partners closely with stakeholders to acceler...
Location
Location
United States , Redmond
Salary
Salary:
142800.00 - 274800.00 USD / Year
https://www.microsoft.com/ Logo
Microsoft Corporation
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelor's Degree in Computer Science or related technical field AND 6+ years technical engineering experience with coding in languages including, but not limited to, C, C++, C#, Java, JavaScript, or Python OR equivalent experience
  • 6+ years of professional software engineering experience with hands-on coding in languages such as C#, Java, Python, or React
  • Proficiency in AI-native development — working within Agent Harnesses (GitHub Copilot CLI, Coding Agents), authoring Markdown specs/ADRs and YAML configs as Agent-consumable inputs, orchestrating multi-step Agentic workflows across the SDLC, and reviewing Agent-generated code and PRs with production-grade rigor
  • Fundamentals in data structures, algorithms, object-oriented design, and scalable systems
  • Experience building, testing, debugging, and maintaining production-quality software, following established engineering practices as well as leveraging large language models (LLMs)
  • Problem-solving and technical judgment skills, with the ability to design scoped solutions, debug complex issues, and improve service performance
  • Experience in driving AI (LLM/ML) based engineering solution
  • Experience with cloud platforms and distributed/service-oriented architecture
  • Familiarity with reliability, monitoring, and performance optimization practices
  • Collaboration and communication skills, with experience in design reviews
Job Responsibility
Job Responsibility
  • Understand end-to-end business processes, workflows, and data flows across the Microsoft sales ecosystem, and identify opportunities to simplify, automate, and agentify those experiences
  • Rapidly prototype and deliver POCs and iterate on solutions using an experimentation-driven engineering approach
  • Design, build, and ship scalable, production-quality features and intelligent services using modern engineering practices
  • Collaborate across teams to integrate systems, data, and signals into cohesive AI-powered workflows
  • Debug, troubleshoot, and improve system reliability and performance using telemetry and diagnostics
  • Build secure, compliant, and responsible AI solutions ready for production scale
  • Contribute to a culture of continuous learning, experimentation, and engineering excellence
  • Mentor and grow the energetic, diverse, and driven team with a good mix of senior, mid-level, and entry talent
  • Fulltime
Read More
Arrow Right

Principal Hardware Engineer

We are the global test and automation specialists, powering next-generation tech...
Location
Location
United States , Tualatin
Salary
Salary:
175300.00 - 280600.00 USD / Year
teradyne.com Logo
Teradyne
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • 12+ years of experience in power electronics, high‑current power delivery, or instrumentation hardware design
  • Strong expertise in switching power supplies, multiphase regulators, linear regulators, and power‑stage design
  • Experience with power integrity, transient analysis, and compensation/stability design
  • Proficiency with SPICE simulation, PDN modeling tools, and PCB design tools
  • Hands‑on experience with power measurement equipment and high‑current test setups
  • Strong analytical and debugging skills
  • Experience designing power‑delivery modules for ATE instrumentation
  • Knowledge of dynamic voltage scaling, digital power control, and telemetry systems
  • Familiarity with high‑current connectors, cabling, and low‑impedance mechanical design
  • Understanding of thermal modeling, heatsink design, and system‑level thermal constraints
Job Responsibility
Job Responsibility
  • Designing, developing, and validating high‑current, high‑power sourcing and switching hardware used in semiconductor automated test equipment
  • Architecting and designing high‑current power delivery modules (from mA to 100+ A) for ATE systems
  • Developing fast‑response voltage/current sourcing circuits optimized for dynamic load conditions, droop control, and transient performance
  • Implementing advanced power‑stage topologies (buck, multiphase, linear, hybrid) tailored for semiconductor test environments
  • Designing for wide operating ranges, including high‑voltage rails, low‑voltage/high‑current rails, and dynamic voltage scaling
  • Optimizing power integrity across the full PDN (instrumentation → cabling → loadboard → DUT)
  • Modeling and mitigating droop, overshoot, ringing, and ground bounce under fast load steps
  • Performing simulation and analysis of loop stability, compensation networks, and transient response
  • Ensuring compliance with DUT power‑up sequencing, ramp rates, and timing constraints
  • Designing robust protection systems including OCP, OVP, OTP, short‑circuit protection, and fault‑isolation mechanisms
What we offer
What we offer
  • medical
  • dental
  • vision
  • Flexible Spending Accounts
  • retirement savings plans
  • life and disability insurance
  • paid vacation & holidays
  • tuition assistance programs
  • Fulltime
Read More
Arrow Right

Principal Electrical Engineer

We are seeking an Electrical Engineer (10+ years experience) to join a small, hi...
Location
Location
United States , Claremont
Salary
Salary:
Not provided
commscope.com Logo
CommScope
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelor's degree in Electrical Engineering (required
  • other degrees not considered)
  • 10+ years of relevant engineering experience (entry-level candidates encouraged to apply)
  • Strong foundation in: Circuit analysis
  • Electromagnetics and signal integrity
  • AC/DC power fundamentals
  • RF principles
  • Ability to work effectively in a small-team, multi-disciplinary environment
  • Willingness to be hands-on in both lab and office settings
  • Strong written and verbal communication skills
Job Responsibility
Job Responsibility
  • Support the design, analysis, and validation of copper Ethernet cabling systems, including twisted-pair performance characteristics (impedance, insertion loss, crosstalk, return loss, etc.)
  • Contribute to the development and evaluation of hybrid fiber-power (HFP/FMPS) and powered communications systems, including power delivery, protection, and integration considerations
  • Assist with electrical modeling, simulation, and lab measurement of cables, connectors, and system-level performance
  • Participate in failure analysis and root-cause investigations related to electrical and signal-integrity issues
  • Conduct and document laboratory testing (electrical, thermal, environmental, and EMC-related tests)
  • Use network analyzers, oscilloscopes, power supplies, data loggers, and related instrumentation
  • Support development and execution of test plans aligned with industry standards (TIA, IEEE, IEC, UL, NEC, and ect. as applicable)
  • Work closely with mechanical, manufacturing, quality, and compliance teams
  • Support interaction with suppliers, contract manufacturers, and field personnel
  • Assist with preparation of technical documentation, drawings, reports, and internal design reviews
Read More
Arrow Right

Senior Principal Electrical Engineer

BAE Systems is seeking a Senior Principal Electrical Engineer to join our team i...
Location
Location
United States , Nashua
Salary
Salary:
132962.00 - 226035.00 USD / Year
baesystems.com Logo
Baesystems
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelor's degree in Electrical Engineering
  • 8+ years (or 6+ years with MS EE) designing, testing, and troubleshooting high-reliability embedded systems
  • Demonstrated understanding of electrical principles, test methodologies, and the ability to work with advanced test equipment and cutting-edge technology
  • Demonstrated experience designing mixed-signal CCAs
  • Strong “hands-on” laboratory experience with instrumentation, equipment, and processes
  • Eligible to obtain a DOD Security Clearance
Job Responsibility
Job Responsibility
  • Design and troubleshoot digital, analog, mixed signal, and power CCAs for military electronics/avionics equipment
  • Lead electrical engineering designs, development, integration/test, and production of complex and dynamic military systems
  • Participate in requirements development, performing technical trade studies, and evaluating technology insertion/upgrades
  • Develop architectures for electronic hardware that leverage embedded processors, microcontrollers, and VHDL based FPGAs/SoCs
  • Develop and execute test plans, which includes the integration of test solutions, and provide detailed reports on test results
  • Knowledge transfer by mentoring junior engineering talent
What we offer
What we offer
  • health, dental, and vision insurance
  • health savings accounts
  • a 401(k) savings plan
  • disability coverage
  • life and accident insurance
  • employee assistance program
  • legal plan
  • discounts on things like home, auto, and pet insurance
  • paid time off
  • paid holidays
  • Fulltime
Read More
Arrow Right