CrawlJobs Logo

Principal Physical verification engineer

sandisk.com Logo

Sandisk

Location Icon

Location:
India , Hyderabad

Category Icon
Category:
IT - Software Development

Job Type Icon

Contract Type:
Not provided

Salary Icon

Salary:

Not provided
Save Job
Save Icon
Apply Position

Job Description:

JOB Description : Take the leadership role of executing and signing off physical verification for block and full chip. Strong fundamentals in physical design verification using Calibre tool. Strong experience in multi voltage domain and design experience with multi-million instances. Work with the PD team to clean up all DRC/LVS/ESD/ERC/ANT violations and sign off PV for tapeouts Experience of working in lower tech nodes (TSMC5nm and below) Familiarity of PnR flows and tools such as Cadence Innovus/FC is must. Knowledge and hands on virtuoso experience is plus. Experience in power gating digital designs is a plus. Excellent verbal and written communication skills are required. Perform block and full-chip physical verification and work with the physical design team to close design issues Experience level : Minimum 6+ years

Job Responsibility:

  • Take the leadership role of executing and signing off physical verification for block and full chip
  • Work with the PD team to clean up all DRC/LVS/ESD/ERC/ANT violations and sign off PV for tapeouts
  • Perform block and full-chip physical verification and work with the physical design team to close design issues

Requirements:

  • Minimum 6+ years experience
  • Bachelor’s/Masters’ degree in Electronics and communication, Electronics and Electrical engineering
  • Strong fundamentals in physical design verification using Calibre tool
  • Strong experience in multi voltage domain and design experience with multi-million instances
  • Experience of working in lower tech nodes (TSMC5nm and below)
  • Familiarity of PnR flows and tools such as Cadence Innovus/FC is must
  • Excellent verbal and written communication skills are required

Nice to have:

  • Knowledge and hands on virtuoso experience is plus
  • Experience in power gating digital designs is a plus

Additional Information:

Job Posted:
February 23, 2026

Employment Type:
Fulltime
Work Type:
On-site work
Icon
Sandisk - All Job Offers
Job Link Share:
Copy Link Icon
Facebook Icon Twitter Icon LinkedIn Icon

Looking for more opportunities? Search for other job offers that match your skills and interests.

Briefcase Icon

Similar Jobs for Principal Physical verification engineer

Principal Physical Design Engineer

Microsoft Silicon, Cloud Hardware, and Infrastructure Engineering (SCHIE) is the...
Location
Location
United States , Mountain View
Salary
Salary:
139900.00 - 274800.00 USD / Year
https://www.microsoft.com/ Logo
Microsoft Corporation
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Doctorate in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 3+ years technical engineering experience OR Master's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 6+ years technical engineering experience OR Bachelor's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 8+ years technical engineering experience OR equivalent experience
  • Ability to meet Microsoft, customer and/or government security screening requirements
  • This role will require access to information that is controlled for export under export control regulations
  • As a condition of employment, the successful candidate will be required to provide either proof of their country of citizenship or proof of their US. residency or other protected status
  • To meet this legal requirement, and as a condition of employment, the successful candidate’s citizenship will be verified with a valid passport
Job Responsibility
Job Responsibility
  • Lead the PnR convergence recipe development for designs at blocks/subsystem and subchip level
  • Develop and implement methodologies and strategies to improve physical design efficiency and performance
  • Develop and implement methodologies and strategies to sign off blocks, subsystem/Subchip in the areas of static timing, physical verification, functional logics equivalence, low power verification and electromigration and IR drop
  • Implementation of functional ECO with least physical design impact
  • Design and implement the global clocking scheme at SOC and sub chip levels
  • Stay current with industry trends and emerging technologies to continuously improve physical design processes and methodologies
  • Installation and quality check of internal and external IP collaterals for use by Physical Design execution team
  • Conduct physical design reviews, identify and resolve design issues, and provide guidance to junior engineers
  • Fulltime
Read More
Arrow Right

Principal Engineer Physical Design

Microsoft Silicon, Cloud Hardware, and Infrastructure Engineering (SCHIE) is the...
Location
Location
Malaysia , Gelugor
Salary
Salary:
Not provided
https://www.microsoft.com/ Logo
Microsoft Corporation
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • BS/BE/BTech/MS/ME/MTech in Electronics or Microelectronics/VLSI, or Electrical Engineering
  • Min 15+ years of experience in semiconductor design
  • Great communication, collaboration and teamwork skills and ability to contribute to diverse and inclusive teams
  • Proven track record of implementing designs through synthesis, floorplanning, place and route, extraction, timing, EMIR closure and physical verification
  • Ability to meet Microsoft, customer and/or government security screening requirements are required for this role
  • This position will be required to pass the Microsoft Cloud Background Check upon hire/transfer and every two years thereafter
  • This role will require access to information that is controlled for export under export control regulations
  • As a condition of employment, the successful candidate will be required to provide either proof of their country of citizenship or proof of their US. residency or other protected status
  • To meet this legal requirement, and as a condition of employment, the successful candidate’s citizenship will be verified with a valid passport
Job Responsibility
Job Responsibility
  • Demonstrate technical expertise in all aspects of Physical Design, from synthesis to place and route of complex partitions/subsytems through all signoff including timing signoff, physical verification, EMIR signoff , Formal Equivalence, and Low Power Verification
  • Own complete PD execution of Sub-systems/Sub-chips instantiating/integrating multiple other physical partitions
  • Implement robust clock distribution solutions using appropriate methods that meet design requirements
  • Have close collaboration with RTL team (RTL2PD liaison) to help drive and resolve design issues related to block closure
  • Understand tools, flows, and overall design methodology in design construction, signoff, and optimization with a data driven approach
  • Make independent and good technical trade-off decisions between power, area, and timing (PPA)
  • Lead, guide and coordinate with all sub-partitions PD owners to be able to take Subsystem/Subchip through PD (construction through signoff) closure
  • Collaborating and influencing various aspects of PD Methodology will also be key requirement in this role
  • Additionally drive key pieces of PD implementation methodology or specific areas such as Clocking/Low power optimization/Power & Performance methodology
  • Partner closely with PD flow/CAD team and PD methodology team
  • Fulltime
Read More
Arrow Right

Principal Physical Design Engineer

Microsoft Silicon, Cloud Hardware, and Infrastructure Engineering (SCHIE) is the...
Location
Location
United States , Mountain View
Salary
Salary:
139900.00 - 274800.00 USD / Year
https://www.microsoft.com/ Logo
Microsoft Corporation
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Doctorate in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 3+ years technical engineering experience
  • Master's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 6+ years technical engineering experience
  • Bachelor's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 8+ years technical engineering experience
  • equivalent experience
  • Ability to meet Microsoft, customer and/or government security screening requirements
  • Experience in physical design implementation, signoff at block / sub system / sub-chip / SoC level
  • Experience in tapeouts of complex ASICs in leading edge technology
  • Experience in leading team to deliver planned PD goals
Job Responsibility
Job Responsibility
  • Lead and execute Physical Design activities at block, sub-chip, and full-chip levels
  • Contribute to Physical Design flow development, automation, and methodology improvements
  • Evaluate and recommend technology nodes, IP selection, EDA tools, and vendor solutions
  • Provide clear and concise status updates on progress, risks, and mitigation plans to management
  • Operate independently with minimal supervision while maintaining strong attention to detail
  • Support program needs, including occasional travel as required
  • Drive all phases of implementation including: Floorplanning
  • Synthesis
  • Placement and optimization
  • Clock Tree Synthesis (CTS) and custom clocking
  • Fulltime
Read More
Arrow Right

Principal Quantum Engineer

Microsoft’s mission is to empower every person and every organization on the pla...
Location
Location
United States , Redmond
Salary
Salary:
139900.00 - 274800.00 USD / Year
https://www.microsoft.com/ Logo
Microsoft Corporation
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelor's Degree in Electrical Engineering, Materials Science, Physics or related field AND 8+ years’ experience in industry or in a research and development environment
  • OR Master's Degree in Electrical Engineering, Materials Science, Physics, or related field AND 6+ years’ experience in industry or in a research and development environment
  • OR Doctorate in Electrical Engineering, Materials Science, Physics, or related field AND 3+ years’ experience in industry or in a research and development environment
  • OR equivalent experience
  • Ability to meet Microsoft, customer and/or government security screening requirements
  • Microsoft Cloud Background Check
  • Citizenship & Citizenship Verification
  • Ability to leverage AI tools to drive innovation and efficiency
  • Ability to design and build AI agents/copilots
  • Effective interdisciplinary technical communication skills
Job Responsibility
Job Responsibility
  • Lead cross-functional technical work across materials, fabrication, and electrical characterization
  • Improve operational efficiency and balance and prioritize resources across projects
  • Review data to glean actionable insights to improve device and material performance
  • Collaborate effectively across teams, demonstrating clear communication
  • Embody our culture and values
  • Fulltime
Read More
Arrow Right

Principal Physical Design Engineer

Microsoft Silicon, Cloud Hardware, and Infrastructure Engineering (SCHIE) is the...
Location
Location
India , Bangalore
Salary
Salary:
Not provided
https://www.microsoft.com/ Logo
Microsoft Corporation
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelor's or master’s in electrical or computer engineering or related field with 12+ years of experience
  • Experience in physical design implementation, signoff at block / sub system / sub-chip / SoC level
  • Experience in tapeouts of complex ASICs in leading edge technology
  • Experience in leading team to deliver planned PD goals
  • Ability to meet Microsoft, customer and/or government security screening requirements are required for this role
  • These requirements include but are not limited to the following specialized security screenings: Microsoft Cloud Background Check: This position will be required to pass the Microsoft Cloud Background Check upon hire/transfer and every two years thereafter
Job Responsibility
Job Responsibility
  • Physical Design tasks at block, subsystem, sub-chip, and/or full-chip level
  • Floorplanning, Synthesis, Placement, CTS and custom clocking, Routing, Static Timing, Physical Verification, Formal Equivalency, Power Efficiency, IR-Drop, and EM
  • Physical Design flow development/automation and evaluation of and recommendations for technology, IP, and vendor selection
  • Drive PD team at block/Sub System / Sub Chip / SOC level to set and deliver quality results as per planned milestone goals
  • Work with limited direction, have keen attention to detail, and be able to provide crisp status of progress, issues, and risks on the program to the management team
  • Fulltime
Read More
Arrow Right

Principal Quantum Systems Digital Design Engineer

Microsoft is the world’s center of expertise on topological quantum computing. W...
Location
Location
United States , Redmond
Salary
Salary:
139900.00 - 274800.00 USD / Year
https://www.microsoft.com/ Logo
Microsoft Corporation
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Doctorate in Physics, Electrical/Computer Engineering, or related field AND 3+ years experience in industry or in a research and development environment
  • OR Master's Degree in Physics, Electrical/Computer Engineering, or related field AND 4+ years experience in industry or in a research and development environment
  • OR Bachelor's Degree in Physics, Electrical/Computer Engineering, or related field AND 6+ years experience in industry or in a research and development environment
  • OR equivalent experience
  • 6+ years programming experience in related programming languages
  • 6+ years experience in a collaborative environment
  • Ability to meet Microsoft, customer and/or government security screening requirements are required for this role
  • Ability to work in an "AI first" environment using modern AI tools to accelerate discovery through hardware development
  • Familiarity with designing and building AI agents/copilots that assist with experiment setup, log triage, measurement report generation, protocol templating, and knowledge retrieval
Job Responsibility
Job Responsibility
  • Design & implement RTL for streaming, low‑latency pipelines (e.g., readout classifiers, syndrome aggregation, and QEC decoder kernels) in Verilog/SystemVerilog, including resource/performance trade‑offs and power/thermal considerations
  • Design and implement high‑speed interconnects between subsystems (AXI4/AXI‑Stream, JESD204(B/C), Aurora, Ethernet/UDP, PCIe), including SERDES configuration, link bring‑up, and throughput/latency tuning
  • Design robust clocking & CDC strategies (MMCM/PLL trees, jitter budgets, multi‑domain timing closure, async FIFOs, metastability analysis) for deterministic performance
  • Co‑design hardware/firmware/software boundaries (register maps, DMA, interrupt models, driver interfaces) with control/readout software and instrument teams
  • contribute to system‑level design reviews
  • Verification and validation: develop simulation and constrained‑random tests (SV/UVM or equivalent), build on‑board diagnostics (ILA/ChipScope), and execute lab bring‑up with scopes, VNAs, LA/SC, and RF instruments
  • Tool flow & CI: own synthesis/implementation (Vivado/Vitis or Quartus/Prime), timing sign‑off, and reproducible, scripted builds (Tcl/Python) integrated with Git/Azure DevOps CI/CD
  • Quality & documentation: produce clear design docs, interface specs, and bring‑up guides
  • participate in rigorous code/design reviews and post‑silicon/post‑fabrication retros
  • Fulltime
Read More
Arrow Right
New

Asic / Physical Design Engineer (Int, Senior and Principal)

Location
Location
Canada , Ottawa
Salary
Salary:
Not provided
myticas.com Logo
Myticas Consulting
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • 8+ years in ASIC Physical Design / Backend Implementation (PnR)
  • End-to-end experience from netlist to GDSII (full physical design flow)
  • Strong hands-on with Place & Route (floorplan, CTS, routing, optimization)
  • Proven timing closure expertise (setup/hold, ECO implementation)
  • Deep experience with Synopsys and/or Cadence tool suites
  • Advanced node exposure (FinFET, sub-10nm / 7nm / 5nm preferred)
  • Strong Static Timing Analysis (STA) and timing report analysis
  • Experience with clock tree synthesis (CTS) and clock optimization
  • Solid understanding of DRC/LVS and physical verification flows
  • IR drop / power integrity analysis and optimization experience
  • Fulltime
Read More
Arrow Right

Staff Controls Engineer

The Staff Controls Engineer reports to the Chief Technology Officer and serves a...
Location
Location
United States , Fargo
Salary
Salary:
Not provided
corventmedical.com Logo
CorVent Medical
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Ph.D. or M.S.E. in Control Engineering, Electrical Engineering, or Applied Physics
  • Minimum 10+ years of experience designing feedback control systems, preferably in medical or safety-critical applications
  • Mastery of feedback control theory: continuous, discrete, state-space, and frequency-domain design
  • Deep experience in: Nonlinear control methods (windup prevention, direct and indirect adaptive control, nonlinear optimization)
  • Filter design (IIR, FIR, LP, HP, BP, notch, differentiators)
  • Uncertainty & sensitivity analysis
  • propagation of error
  • Skilled in Matlab/Simulink modeling, scripting, and automatic code generation for embedded systems
  • Demonstrated success leading technical teams and coordinating cross-functional projects
  • Excellent communication, documentation, and leadership skills
Job Responsibility
Job Responsibility
  • Provide technical leadership for all control system design, architecture, and integration activities
  • Supervise and mentor the Principal Control Engineer and other team members, ensuring quality, consistency, and regulatory compliance
  • Define performance objectives for dynamic control of ventilator subsystems (blower, valves, sensors, patient interface)
  • Lead model-based design (Matlab/Simulink, Stateflow) for algorithm development, verification, and code generation
  • Direct the synthesis, simulation, and validation of feedback and feedforward control systems, including nonlinear and adaptive methods
  • Conduct uncertainty and sensitivity analyses, including propagation of error for dynamic system robustness
  • Specify and validate filter designs (IIR, FIR, low-pass, high-pass, band-pass, notch, differentiators) for signal conditioning and sensor processing
  • Apply advanced estimation and prediction methods: least squares, observers, algebraic methods, and Kalman filters
  • Lead formal design reviews, test planning, and risk management activities per ISO 14971 and FDA design control
  • Communicate technical status, issues, and progress to the CTO and executive leadership
  • Fulltime
Read More
Arrow Right