CrawlJobs Logo

Principal Memory Controller Architect

United States, Raleigh 163000.00 - 296400.00 USD / Year · Job Posted February 08, 2026
Apply Position
Job Link Share

Job Description

Microsoft Silicon, Cloud Hardware, and Infrastructure Engineering (SCHIE) is the team behind Microsoft’s expanding Cloud Infrastructure and responsible for powering Microsoft’s “Intelligent Cloud” mission. SCHIE delivers the core infrastructure and foundational technologies for Microsoft's over 200 online businesses including Bing, MSN, Office 365, Xbox Live, Teams, OneDrive, and the Microsoft Azure platform globally with our server and data center infrastructure, security and compliance, operations, globalization, and manageability solutions. Our focus is on smart growth, high efficiency, and delivering a trusted experience to customers and partners worldwide and we are looking for passionate engineers to help achieve that mission. The Compute Silicon & Manufacturing Engineering (CSME) organization within SCHIE is responsible for design, development, manufacturing and packaging of Microsoft's state-of-the-art computer chips, notably the Azure Cobalt. Our solutions provide sustainable strategic advantage to Microsoft and enable our customers to achieve more. As the Principal Memory Controller Architect, you will be part of the team creating the next generation Custom Memory Controller, supporting the latest and upcoming DDR technologies to improve performance of Cobalt CPUs. You will collaborate closely with product, platform architecture, peer HW, SW, performance architects and execution teams, etc., to ensure our SOCs and IPs enable high performance, efficiency, reliability, and industry-leading systems. This team engages in multiple projects within Microsoft, developing custom silicon for a variety of systems. We are committed to delivering advanced, custom SoC designs capable of performing complex and high-performance functions in the most efficient way possible. As Microsoft's cloud business continues to grow the ability to deploy new offerings and hardware infrastructure on time, in high volume with high quality and lowest cost is of paramount importance. To achieve this goal, the CCDO team is instrumental in defining and delivering operational measures of success for hardware manufacturing, improving the planning process, quality, delivery, scale and sustainability related to Microsoft cloud hardware. We are looking for seasoned engineers with a dedicated passion for customer focused solutions, insight and industry knowledge to envision and implement future technical solutions that will manage and optimize the Cloud infrastructure. We are looking for a Principal Memory Controller Architect to join the team.

Job Responsibility

  • Architecting and development of memory controllers
  • Reviewing Memory technology roadmaps including, but not limited to: DDR5, DDR6, LPDDR, HBM, Type 3 CXL-based Memory, RDIMM, MRDIMM, LP-MRDIMM, and emerging memory technologies
  • Working closely with memory controller micro-architects, verification and validation to drive features into production
  • Working with Vendors evaluate IP and make recommendations
  • Work with Performance Modeling team to develop cycle approximate model of the controller and also analyze SOC/platform Azure workload results
  • Working closely with Strategic Planning and Architecture as well as internal customers to understand workload and use case requirements with specific focus on identifying full stack optimization opportunities within the context of the overall memory hierarchy
  • Collaborating across teams to come up with the best solution possible with a One Microsoft mindset.Challenging the status quo with a growth mindset to push the envelope and enable world-class SOC products across Microsoft.

Requirements

  • Doctorate in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 7+ years technical engineering experience OR Master's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 10+ years technical engineering experience OR Bachelor's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 12+ years technical engineering experience OR equivalent experience
  • Ability to meet Microsoft, customer and/or government security screening requirements are required for this role. These requirements include but are not limited to the following specialized security screenings: Microsoft Cloud Background Check: This position will be required to pass the Microsoft Cloud Background Check upon hire/transfer and every two years thereafter.

Nice to have

  • Doctorate in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 8+ years technical engineering experience OR Master's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 12+ years technical engineering experience OR Bachelor's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 15+ years technical engineering experience OR equivalent experience
  • 1+ year(s) experience working on or leading projects from beginning-to-end
  • Delivered Architecture or Design or Verification specs for multiple generations of Memory Controllers
  • Familiar with DDR JEDEC specs
  • Experience in SoC memory hierarchy/architecture, and knowledge of emerging memory technologies.

Looking for more opportunities?

Search for other job offers that match your skills and interests.

Similar Jobs for

Principal Memory Controller Architect

8 matching positions

Senior FPGA Architect / Principal FPGA Engineer

Senior FPGA Architect / Principal FPGA Engineer – Real-Time Processing Systems
Location
Location
Canada , Ottawa
Salary
Salary:
Not provided
myticas.com Logo
Myticas Consulting
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Architect-level FPGA expertise designing high-performance real-time processing systems and complex programmable logic architectures
  • Advanced RTL development using Verilog / SystemVerilog for high-throughput pipelines, accelerators, and timing-sensitive hardware logic
  • Experience building FPGA-based SoC architectures including AXI/Avalon fabrics, DMA engines, memory controllers, and multi-clock domain designs
  • Strong background in high-bandwidth data-path design, resource utilization optimization, timing feasibility, and device architecture trade-offs
  • Hands-on expertise with Xilinx UltraScale+/MPSoC and/or Intel FPGA families (Arria, Stratix, Agilex) and associated development toolchains
  • Deep experience integrating high-speed interfaces such as PCIe, Ethernet, and high-speed serial transceivers (SERDES)
  • Familiarity with video/media transport or other latency-sensitive real-time processing environments involving high data throughput
  • Proven ability to drive timing closure, synthesis, floorplanning, constraint management, and place-and-route optimization
  • Strong verification leadership including simulation-driven validation, UVM environments, constrained-random testing, and coverage-driven methodologies
  • Practical lab experience performing FPGA bring-up, system integration, and hardware debug using scopes, logic analyzers, and embedded debug tools
  • Fulltime
Read More
Arrow Right

Principal Hardware Architect

Microsoft Silicon, Cloud Hardware, and Infrastructure Engineering (SCHIE) is the...
Location
Location
United States , Hillsboro
Salary
Salary:
142800.00 - 274800.00 USD / Year
https://www.microsoft.com/ Logo
Microsoft Corporation
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Doctorate in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 3+ years technical engineering experience OR Master's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 6+ years technical engineering experience OR Bachelor's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 8+ years technical engineering experience OR equivalent experience
  • Ability to meet Microsoft, customer and/or government security screening requirements are required for this role
  • This position will be required to pass the Microsoft Cloud Background Check upon hire/transfer and every two years thereafter
  • This role will require access to information that is controlled for export under export control regulations
  • As a condition of employment, the successful candidate will be required to provide either proof of their country of citizenship or proof of their US residency or other protected status
  • the successful candidate's citizenship will be verified with a valid passport
  • Lawful permanent residents, refugees, and asylees may verify status using other documents, where applicable
Job Responsibility
Job Responsibility
  • Architecting and developing PCIe Gen 7 subsystem
  • Working with Vendors evaluate IP and make recommendations
  • Working with Performance Modeling team to analyze SOC/platform Azure IO workloads
  • Working closely with Strategic Planning and Architecture as well as internal customers to understand workload and use case requirements with specific focus on identifying full stack optimization opportunities within the context of the overall memory hierarchy
  • Collaborating across teams to come up with the best solution possible with a One Microsoft mindset
  • Challenging the status quo with a growth mindset to push the envelope and enable world-class SOC products across Microsoft
  • Principal PCIe Architect responsible for defining next-generation PCIe/CXL architecture for Microsoft Azure silicon platforms, delivering high-performance, scalable, and reliable I/O subsystems
  • Fulltime
Read More
Arrow Right

Principal AI Architect

As a Principal AI Architect, you will define and drive the end-to-end Cloud + AI...
Location
Location
United States , Multiple Locations
Salary
Salary:
139900.00 - 274800.00 USD / Year
https://www.microsoft.com/ Logo
Microsoft Corporation
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelor's Degree in Computer Science or related technical field AND 6+ years technical engineering experience with coding in languages including, but not limited to, C, C++, C#, Java, JavaScript, or Python
  • OR equivalent experience.
  • Master's Degree in Computer Science, Engineering or related technical field AND 8+ years technical engineering experience with coding in languages including, but not limited to, C, C++, C#, Java, JavaScript, or Python
  • OR Bachelor's Degree in Computer Science or related technical field AND 12+ years technical engineering experience with coding in languages including, but not limited to, C, C++, C#, Java, JavaScript, or Python
  • OR equivalent experience.
  • 10+ experience in software engineering or solution architecture, with demonstrable success building and operating complex systems.
  • 10+ experience designing, implementing, and optimizing AI solutions encompassing data pipelines, model training and serving, and production MLOps.
  • 10 + years of full-stack development across frontend, backend, and cloud infrastructure, with a proficient command of data engineering, AI/ML systems, and deployment architectures.
  • 2+ project experience with NLP and LLM-based systems.
  • Proficient coding skills in C#, Python, JavaScript, and React.
Job Responsibility
Job Responsibility
  • Own the reference architecture and technical roadmap for WWL’s AI/Agentic platform capabilities (e.g., orchestration, tools/plugins, memory, retrieval, evaluation, observability, governance).
  • Translate skilling business objectives into platform investments and architectural decisions, balancing speed-to-value with security, compliance, cost, and long-term maintainability.
  • Establish clear architectural guardrails and decision frameworks (e.g., “build vs. buy,” “Copilot Studio vs. Foundry,” “RAG vs. fine-tune,” “central vs. federated patterns”).
  • Lead architecture/design reviews for major initiatives
  • drive alignment on system boundaries, contracts, dependency management, and resiliency.
  • Define and standardize architecture patterns (multi-tenant SaaS, event-driven architectures, secure data access, model routing, agent safety controls).
  • Create reusable templates, “golden paths,” and reference implementations to accelerate engineering delivery across teams and reduce fragmentation.
  • Embed Responsible AI principles into agentic solution design (human-in-the-loop, safety mitigations, evaluation, transparency, and auditability).
  • Partner with security and compliance stakeholders to ensure services meet required controls and operational standards, and to drive alignment between policy intent and implementation.
  • Define secure patterns for prompt/data handling, secrets management, identity, and access governance for AI systems.
  • Fulltime
Read More
Arrow Right

Principal SoC Architect

At Arm an SoC Architect is a technical role responsible for architecting and des...
Location
Location
United States , San Diego; Austin; Chandler; Raleigh
Salary
Salary:
241100.00 - 326100.00 USD / Year
arm.com Logo
ARM
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Significant experience in architecting scalable SoCs on groundbreaking nodes across multiple market segments
  • Expertise in multiple of the following areas: heterogeneous compute architectures, power management, clocking, coherent and non-coherent interconnect, PCIe/CXL, multi-level caching architecture, functional profiling & debug, security and access control, virtualization, memory hierarchies, sophisticated 2.5D/3D packaging, performance / power modeling & estimation, soft real-time accelerators, DRAM memory technologies.
  • Excellent presentation, interpersonal and communication skills. Able to present at executive level inside and outside of Arm.
  • Bachelor's or Master’s degrees in Electrical or Computer Engineering and 10 years of experience in a senior development or leadership position within semiconductor industry
  • Ability to influence at all levels, across engineering and business organizations internal and external to Arm, in their peer group, across execution, strategy and change.
Job Responsibility
Job Responsibility
  • Design and develop Arm’s SoC architecture based on Arm product IP and system architecture to meet the requirements of best-in-class compute across our market segments.
  • Work proactively across Arm’s architecture and core technology teams to ensure a roadmap of architecture platforms and technology feature development supporting the needs of groundbreaking SoCs
  • Collaborate with a team of SoC architects with the expertise to leave no stone unturned in the quest to design world-leading SoCs. Ability to scale across multiple partners and deliver multiple engagements in parallel.
  • Collaborate with core, technology and software teams to optimize the end-to-end platform solutions
  • Participate in identifying the key use cases and workloads showcasing the best of Arm IP/platform
  • Work with engineering teams across Arm to coordinate on-time delivery of Arm IP into SoCs, and work together to ensure that what we learn from SoC development shapes how we develop future IP.
  • Drive innovation and continuous improvement in SoC architecture staying up to date on industry trend and new technologies
  • Participate and drive partner/customer specific architecture discussions. Bring specifications to a mature stage allowing design and implementation teams to engage actively
What we offer
What we offer
  • Health and Wellness
  • Work and Life Success
  • Financial Rewards
  • Development and Support
  • Fulltime
Read More
Arrow Right

Senior Principal AI Infrastructure Architect

The Senior Principal AI Infrastructure Architect is a highly skilled and advance...
Location
Location
Italy , Milano
Salary
Salary:
Not provided
nttdata.com Logo
NTT DATA
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Significant experience in a consulting, presales or architecture role within a large-scale (preferably multi-national) technology services environment, with a track record of leading AI infrastructure pursuits
  • Demonstrable experience designing and delivering production AI platforms — from single multi-GPU servers through to multi-rack training clusters and inference factories
  • Strong working knowledge of the AI hardware vendor landscape (NVIDIA, AMD, Intel, Dell, HPE, Lenovo, Supermicro, Cisco, Pure, VAST, WEKA, DDN, NetApp) and how to position partner ecosystems competitively
  • Proven ability to translate AI workload requirements (model size, parameter count, sequence length, throughput SLOs, latency targets) into accurate hardware bills of materials and sizing justifications
  • Significant client engagement and consulting experience, including client needs assessment, change management and the ability to identify whitespace for follow-on AI infrastructure and managed-services work
  • Significant business development and presales experience on infrastructure-led deals, ideally including sovereign AI, AI Factory or regulated-industry GenAI programmes
  • Strong understanding of how AI infrastructure integrates with business processes, applications, data platforms and existing enterprise architecture
  • Bachelor's degree or equivalent in Information Technology, Engineering, Computer Science or a related field
  • Deep, hands-on knowledge of AI hardware: GPU and accelerator portfolios (NVIDIA Hopper / Blackwell, AMD MI300/MI325, Intel Gaudi 3, emerging custom silicon), host CPU platforms (Intel Xeon, AMD EPYC, NVIDIA Grace), system topologies (HGX, DGX, MGX, OAM) and how each choice maps to specific AI workloads
  • Strong understanding of AI-class storage: parallel filesystems, all-flash NVMe platforms, S3-class object stores, checkpoint and dataset pipelines and the I/O patterns of large-scale training and inference (VAST, WEKA, DDN EXAScaler, Pure FlashBlade, NetApp ONTAP AI, Dell PowerScale)
Job Responsibility
Job Responsibility
  • Lead the end-to-end design of large, complex AI infrastructure solutions — covering accelerated compute (NVIDIA H100/H200/B200 and GB200 NVL72, AMD Instinct MI300X/MI325X, Intel Gaudi 3), CPU host platforms (Intel Xeon, AMD EPYC, NVIDIA Grace), high-throughput storage tiers and lossless AI fabric — for enterprise, sovereign AI and AI Factory clients
  • Architect reference designs built on NVIDIA DGX/HGX SuperPOD, Dell AI Factory with NVIDIA, Cisco Nexus HyperFabric AI, HPE / Lenovo / Supermicro accelerated compute and equivalent platforms, balancing single-node performance with cluster-scale efficiency
  • Size and validate GPU clusters against real workloads — foundation-model pre-training, distributed fine-tuning, RAG, real-time and batch inference — using the right combination of NVLink/NVSwitch domains, InfiniBand NDR/XDR or Ultra Ethernet / NVIDIA Spectrum-X fabrics and tiered NVMe and parallel storage (VAST, WEKA, DDN, Pure FlashBlade, NetApp ONTAP AI, Dell PowerScale)
  • Define the supporting datacenter design: high-density power (50–140 kW/rack), direct-to-chip and rear-door liquid cooling, structured cabling for AI fabrics and modular deployment models across on-prem, colo and sovereign-cloud footprints
  • Work closely with the sales team to drive the presales process for AI infrastructure pursuits — client discovery, technical workshops, proposal writing, executive presentations and bid defence
  • Translate clients' AI ambitions and business outcomes into a hardware and platform roadmap, positioning NTT DATA's end-to-end portfolio — silicon, systems, storage, fabric, MLOps stack and managed services — to land service-led AI solutions
  • Lead integration of compute, storage, networking, the AI software stack (CUDA, ROCm, Triton, NIM, NVIDIA AI Enterprise, Run:ai, Slurm, Kubernetes / Kubeflow) and managed-service operating models across multiple domains, delivery units and geographies
  • Build business cases, TCO and unit-economics models (cost per token, cost per training run, GPU-hour economics) and end-to-end transition roadmaps for cloud-to-private AI migrations and sovereign AI deployments
  • Define architectural principles for AI infrastructure — accelerator utilisation, data gravity, multi-tenancy, model lifecycle, energy efficiency — and apply them to influence architectural outcomes and governance
  • Develop As-Is, Vision, FMO and To-Be AI platform architectures, identify gaps and develop transition roadmaps
  • Fulltime
Read More
Arrow Right

Principal Engineer, ASIC Development Engineering (Frontend Architect - AI Storage Solutions)

In this Frontend Architect position, you will develop AI Storage Solutions based...
Location
Location
India , Bangalore
Salary
Salary:
Not provided
sandisk.com Logo
Sandisk
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelors or Masters or PhD in Computer/Electrical Engineering with 8+ years of hands-on Architecture experience authoring specifications
  • Strong technical background architecting SoC and I/O subsystems involving PCIe and PCIe-DMA engines, or UCIe or CXL or UAL
  • Strong IO subsystem microarchitecture, technical, and working knowledge of the PCIe/UCIe protocol specifications
  • Knowledge of I/O Subsystem and DMA interactions with internal embedded processor-subsystems (x86, RISC-V or ARM) and external host CPU
  • Good understanding of computer/graphics architecture, ML, LLM
  • Architecting an GPU/TPU/xPU Accelerator systems with optimized high bandwidth memory hierarchy and frontend architecture for multi-trillion parameter LLM training/inference including Dense, Mixture of Experts (MoE) with multiple modalities (text, vision, speech)
  • Deep experience optimizing large-scale ML systems, GPU architectures
  • Proficiency in principles and methods of microarchitecture, software, and hardware relevant to performance engineering
  • Multi-disciplinary experience, including familiarity with Firmware and ASIC design
  • Expertise in CUDA programming, GPU memory hierarchies, and hardware-specific optimizations
Job Responsibility
Job Responsibility
  • Responsible for driving the SoC architecture, with a particular focus on I/O subsystems connected over UCIe, PCIe, UAL or CXL
  • Define I/O subsystem and PCIe DMA architectures, including their interactions with internal embedded processor-subsystems, Network on Chip, Memory controllers, and FPGA fabric
  • Create flexible and modular I/O subsystem architectures that can be deployed in either chiplet, monolithic or 3D form factors
  • Work with customers, and cross-functional teams to scope SoC requirements, analyze PPA tradeoffs, and then define architectural requirements that meet the PPA and schedule targets
  • Define I/O subsystem and DMA hardware, software, and firmware interactions with embedded processing subsystems and SoC CPUs on the device side and Host CPUs
  • Author architecture specifications in clear and concise language. Guide and assist pre-silicon design/verification and post-silicon validation during the execution phase
  • Responsible for improving the AI/ML ASIC Architecture performance through hardware & software co-optimization, post-silicon performance analysis, and influencing the strategic product roadmap
  • LLM Workload analysis and characterization of ASIC and competitive datacenter and AI solutions to identify opportunities for performance improvement in our products
  • Experience architecting one or some components of AI/ML accelerator ASICs such as HBM, PCIe/UCIe/CXL, NoC, DMA, Firmware Interactions, NAND, xPU, fabrics, etc
  • Drive the AI Storage Solutions frontend system architecture with GPU/TPU/NPU/xPU to match or exceed the nextgen HBM bandwidth
  • Fulltime
Read More
Arrow Right

Principal Software Engineer

As a Principal Software Engineer, you will provide technical leadership across t...
Location
Location
Japan , Tokyo
Salary
Salary:
Not provided
https://www.microsoft.com/ Logo
Microsoft Corporation
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelor's degree in computer science or a related technical discipline, along with at least 8 years of engineering experience, including proficiency in programming languages such as C++, C#, Java, JavaScript, or Python
  • Extensive expertise in iOS and/or Android development
  • strong full-stack engineering capabilities with comprehensive knowledge of consumer product development
  • Demonstrated ability to lead through influence, establishing technical direction for teams of 3–10 engineers across US, Japan, and China time zones. Experienced in conducting architecture reviews, design sprints, and technical alignment sessions
  • Solid background in AI, including hands-on experience developing AI products or integrating AI into daily development processes
  • Speaking English is required for daily work.
Job Responsibility
Job Responsibility
  • Own the end-to-end system architecture for the Mico experience, spanning 3D rendering (Picasso stack / Babylon Native), real-time character animation, lip-sync, locomotion, and expression systems
  • Design and evolve the LLM orchestration layer that powers Mico's conversational intelligence, including prompt management, skill routing, and context window optimization
  • Architect the long-term memory system (Cosmos DB) — defining schemas, event handling, message partitioning, and retrieval strategies that enable Mico to remember and adapt to each user
  • Drive the adaptive personalization framework that governs how Mico adjusts behavior, tone, and interaction patterns based on user history and preferences
  • Architect solutions that work consistently across CMC (web), iOS, Android, and Windows surfaces, defining shared rendering abstractions and platform-specific optimizations
  • Coordinate Unified UI integration — ensuring Mico's visual presence (header, footer, composer, snap-to positioning) works seamlessly with the Copilot shell across all form factors
  • Own the asset pipeline: CDN-delivered 3D models, video backgrounds, animation configs, and per-surface configuration files
  • Design systems for millions of daily active users — low-latency rendering, efficient asset delivery via CDN, graceful degradation on low-end devices, and robust error recovery
  • Build and maintain observability dashboards using Azure Data Explorer (Kusto) to monitor Mico engagement, conversation duration, animation frame rates, and error rates across surfaces
  • Partner with data science to design controlled flights and ablation experiments, interpret telemetry, and use data to guide decisions
  • Fulltime
Read More
Arrow Right

Principal Machine Learning Engineer

As a Principal Machine Learning Engineer in ZMS, you will be the tech lead worki...
Location
Location
Germany , Berlin
Salary
Salary:
Not provided
zalando.de Logo
Zalando
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Excellent software development engineering skills to design computationally effective solutions for machine learning operationalization and maintenance (MLOps/MLaaS) in large-scale production environments (data engineering, data version control, model serving, continuous monitoring & alerting)
  • Strong verbal and written communication and presentation abilities when discussing complex ideas with both technical and non-technical stakeholders
  • Hands-on professional experience in programming, using Python, Java Flink, pySpark, PyTorch, and TensorFlow
  • Strong programming skills with a high performance language (Java, Scala, Go, etc) and experience working with Python in production
  • Experience building, deploying and operating data-driven systems in a cloud environment, including experience with feature stores & feature engineering pipelines, data ingestion & transformation, machine learning workflow orchestration
  • Thrive to coach and mentor senior engineers, and work closely with applied scientists, senior machine learning engineers and data scientists
Job Responsibility
Job Responsibility
  • Drive the operationalization of solutions deployed in production, and help the team grow and cultivate best practices in software development and MLOps
  • Architect and lead the development of machine learning solutions that can handle low latency, high availability and high volume scenarios
  • Mentor engineers and provide technical guidance across multiple projects simultaneously while managing competing priorities effectively within agreed-upon timelines
  • Apply techniques and create processes to optimise deployed models for better performance, latency, and memory usage
  • Work closely with applied science and engineering teams, product managers and other business stakeholders to bring our state-of-the-art solutions to customers and to discover and identify new opportunities
What we offer
What we offer
  • 27 days of holiday a year to start for full-time employees (+1 day for every calendar year up to 30 days)
  • 2 paid volunteering days a year
  • Hybrid working model with up to 60% remote per week
  • Work from abroad for up to 30 working days a year
  • Employee shares program
  • 40% off fashion and beauty products sold and shipped by Zalando, 30% off Lounge by Zalando, discounts from external partners
  • Relocation assistance available (subject to prior agreement)
  • Family services, including counseling and support
  • Health and wellbeing options (including Wellhub, formerly Gympass)
  • Mental health support and coaching available
  • Fulltime
Read More
Arrow Right