CrawlJobs Logo

Principal IP Design Engineer

United States, Mountain View 139900.00 - 274800.00 USD / Year · Job Posted February 21, 2026
Apply Position
Job Link Share

Job Description

Microsoft Silicon, Cloud Hardware, and Infrastructure Engineering (SCHIE) is the team behind Microsoft’s expanding Cloud Infrastructure and responsible for powering Microsoft’s “Intelligent Cloud” mission. SCHIE delivers the core infrastructure and foundational technologies for Microsoft's over 200 online businesses including Bing, MSN, Office 365, Xbox Live, Teams, OneDrive, and the Microsoft Azure platform globally with our server and data center infrastructure, security and compliance, operations, globalization, and manageability solutions. Our focus is on smart growth, high efficiency, and delivering a trusted experience to customers and partners worldwide and we are looking for a Principal IP Design Engineer to help achieve that mission. The Compute Silicon & Manufacturing Engineering (CSME) organization within SCHIE is responsible for design, development, manufacturing and packaging of Microsoft's state-of-the-art computer chips, notably the Azure Cobalt. Our solutions provide sustainable strategic advantage to Microsoft and enable our customers to achieve more. Security is a fundamental pilar of Microsoft’s promise to customers enabling trust in our products. To achieve this goal, the Security IP Solutions (SIS) team in Shared and Customized IP & Silicon (SCIPS) organization owns custom silicon security for Microsoft. The team develops custom cryptographic accelerators and bespoke security subsystems. We are looking for a Principal IP Design Engineer to join the Security IP Solutions team.

Job Responsibility

  • Contribute to Security IP Roadmap Design: translate system/security architecture goals into project plans, milestones, and deliverables across multiple IP blocks/subsystems.
  • Hands-on Design Lead: Design leads for large subsystems or complex IP cores.
  • Drive end-to-end delivery of Security IP RTL and integration: oversee micro-architecture → RTL implementation → FE customer integration program needs (schedule + quality)
  • Enforce design quality and signoff rigor: define/optimize processes, best practices, and quality checks (e.g., lint/CDC/RDC-style hygiene, release criteria) to achieve “first-time-right” outcomes.
  • Embed “security as a product feature” into engineering execution: drive threat-informed design decisions, security posture accountability, and crisp communication of risks/priorities to stakeholders and leadership.
  • Predictable Execution: Track execution using ADO Tasks and ensure we are on track vs the plan.
  • Customer Obsessed: Partner with customers to ensure clean collaboration and feedback informing design execution, ensuring highest possible customer satisfaction.

Requirements

  • Doctorate in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 3+ years technical engineering experience OR Master's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 6+ years technical engineering experience OR Bachelor's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 8+ years technical engineering experience OR equivalent experience
  • Ability to meet Microsoft, customer and/or government security screening requirements are required for this role. These requirements include but are not limited to the following specialized security screenings: Microsoft Cloud Background Check: This position will be required to pass the Microsoft Cloud Background Check upon hire/transfer and every two years thereafter.
  • This role will require access to information that is controlled for export under export control regulations, potentially under the U.S. International Traffic in Arms Regulations or Export Administration Regulations, the EU Dual Use Regulation, and/or other export control regulations.  As a condition of employment, the successful candidate will be required to provide either proof of their country of citizenship or proof of their US. residency or other protected status (e.g., under 8 U.S.C. 1324b(a)(3)) for assessment of eligibility to access the export-controlled information. To meet this legal requirement, and as a condition of employment, the successful candidate’s citizenship will be verified with a valid passport. Lawful permanent residents, refugees, and asylees may verify status using other documents, where applicable.

Nice to have

  • Bachelor of Science in Electrical or Computer Engineering
  • 15+ years of experience in hardware design.
  • 10+ years of experience in Synthesis, Timing constraints, Power Performance Area (PPA) trade-offs.
  • 10+ years expertise in Digital Design including microarchitecture specification development, RTL coding in System Verilog and Clock Domain Crossing (CDC)/ Reset Domain Crossing (RDC) and LINT closure.
  • Worked with leading-edge technologies 5 nm and newer.
  • Experience as author of a UPF for low power design.
  • Experience in developing high-speed designs.
  • Ability to understand scripting tools and implement scripts in Python using AI assistance.
  • Knowledge of cryptography algorithms like AES, SHA, ECC, RSA.
  • Experience with industry standard certification like NIST.
  • Experience with chip design quality through checklist reviews.
  • Self-motivated with effective communication and influencing skills.
  • VS Code and use of AI LLMs.

Looking for more opportunities?

Search for other job offers that match your skills and interests.

Similar Jobs for

Principal IP Design Engineer

8 matching positions

Principal Design Engineer

Microsoft Silicon, Cloud Hardware, and Infrastructure Engineering (SCHIE) is the...
Location
Location
United States , Mountain View
Salary
Salary:
139900.00 - 274800.00 USD / Year
https://www.microsoft.com/ Logo
Microsoft Corporation
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Doctorate in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 3+ years technical engineering experience
  • Master's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 6+ years technical engineering experience
  • Bachelor's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 8+ years technical engineering experience
  • equivalent experience
  • Ability to meet Microsoft, customer and/or government security screening requirements
  • This role will require access to information that is controlled for export under export control regulations
  • 10+ years expertise in Digital Design including microarchitecture specification development, RTL coding in Verilog/System Verilog and Clock Domain Crossing (CDC)/Lint closure
  • 8+ years of experience delivering successful IP or Application Specific Integrated Circuits (ASIC)/SOC designs
  • 5+ years of experience in Synthesis, Timing constraints, Power, Performance, Area (PPA) trade-offs and Post-Silicon Debug
  • 5+ experience in Designing Fabric/Network On Chip or Networking ASICs or Complex Control Logic
Job Responsibility
Job Responsibility
  • Part of the design team driving many facets of high performance, high bandwidth designs
  • Working on Intellectual Property (IP) microarchitecture specification, Register Transfer Level (RTL) design, synthesis, and System on Chip (SOC) integration on different subsystems
  • Interacting with various teams, including architecture, verification, and physical design, ensuring that the design is implemented and verified to the spec
  • Fulltime
Read More
Arrow Right

ASIC Digital Design Principal Engineer

Our Hardware Engineers at Synopsys are responsible for designing and developing ...
Location
Location
India , Bengaluru
Salary
Salary:
Not provided
synopsys.com Logo
Synopsis Engineering
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelor’s or Master’s degree in Electrical Engineering (BSEE/MSEE) or related field
  • Minimum 6 years of experience in bare metal firmware development and silicon testing
  • Strong understanding of digital design (RTL) and mixed-signal integration principles
  • Experience with structured firmware development, verification, and documentation processes
  • Proficiency in project execution, from initial specification through to final testing and validation
  • Knowledge of SerDes standards and scripting (Shell/Python) is a strong advantage
Job Responsibility
Job Responsibility
  • Designing, developing, and testing bare metal firmware for advanced mixed-signal ASICs, with a focus on high-speed SerDes products
  • Collaborating with analog and digital teams to define specifications and integration requirements for IP blocks and system-on-chip (SoC) solutions
  • Executing structured firmware development processes, including verification and thorough documentation of design flows
  • Performing functional and performance tests on prototype test-chips to ensure robust operation and compliance with design specifications
  • Supporting customer teams by providing technical expertise, troubleshooting, and guidance throughout the product lifecycle
  • Contributing to project planning, tracking milestones, and ensuring timely delivery of high-quality deliverables
  • Engaging in continuous learning to stay abreast of industry advancements in SerDes standards, scripting, and digital design methodologies
What we offer
What we offer
  • Comprehensive medical and healthcare plans that work for you and your family
  • Time Away in addition to company holidays, we have ETO and FTO Programs
  • Family Support maternity and paternity leave, parenting resources, adoption and surrogacy assistance, and more
  • ESPP Purchase Synopsys common stock at a 15% discount, with a 24 month look-back
  • Retirement Plans save for your future with our retirement plans that vary by region and country
  • Competitive salaries
  • Fulltime
Read More
Arrow Right

Principal Circuit Design Engineer

Microsoft Silicon, Cloud Hardware, and Infrastructure Engineering (SCHIE) is the...
Location
Location
United States , Raleigh
Salary
Salary:
142800.00 - 274800.00 USD / Year
https://www.microsoft.com/ Logo
Microsoft Corporation
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Doctorate in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 3+ years technical engineering experience OR Master's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 6+ years technical engineering experience OR Bachelor's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 8+ years technical engineering experience OR equivalent experience
  • Ability to meet Microsoft, customer and/or government security screening requirements
Job Responsibility
Job Responsibility
  • Collaborate with SoC designers to develop Memory SRAM and Register file solutions to difficult PPA challenges
  • Work with internal and external process technology teams to understand and exploit advanced process DTCO knobs
  • Devise methodologies for statistical analysis and timing/power/EMIR characterization
  • Run quality assurance checks on IP collateral
  • Develop IP and post-silicon characterization plans for inclusion on advanced process technology testchips
  • Develop scripting automation for flows
  • Fulltime
Read More
Arrow Right

Principal Mechanical Design Engineer, Industrial Enclosures

Enphase Energy is a global energy technology company and a leading provider of s...
Location
Location
United States , Austin
Salary
Salary:
150000.00 - 210000.00 USD / Year
enphase.com Logo
Enphase Energy
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • BS/MS/PhD Mechanical Engineering or closely related discipline
  • BS and 15+ years / MS and 12+ years / PhD and 8+ years of mechanical design experience
  • Independent problem-solver who thrives in ambiguity
  • Relentless ownership mentality
  • Deep enclosure design expertise for large-scale electrical equipment or analogous products
  • IP-rated sealing mastery
  • Structural FEA authority
  • Materials & corrosion-protection strategist
  • Corrosion protection validation chops
  • Door & access system designer
Job Responsibility
Job Responsibility
  • Architect the complete enclosure system for Enphase's Solid State Transformer
  • Own ingress protection end-to-end
  • Lead structural analysis and FEA
  • Drive material and corrosion-protection decisions
  • Design high-performance door and access systems
  • Integrate forced-air cooling architectures into the enclosure
  • Bring your designs to life—build 3D CAD models and production drawings in SolidWorks
  • Define verification strategy
  • Shape the team's technical culture by mentoring junior engineers
  • Accelerate your technical growth
What we offer
What we offer
  • Bonus
  • Equity
  • Benefits
  • Fulltime
Read More
Arrow Right

Principal Physical Design Engineer

Microsoft Silicon, Cloud Hardware, and Infrastructure Engineering (SCHIE) is the...
Location
Location
United States , Mountain View
Salary
Salary:
139900.00 - 274800.00 USD / Year
https://www.microsoft.com/ Logo
Microsoft Corporation
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Doctorate in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 3+ years technical engineering experience OR Master's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 6+ years technical engineering experience OR Bachelor's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 8+ years technical engineering experience OR equivalent experience
  • Ability to meet Microsoft, customer and/or government security screening requirements
  • This role will require access to information that is controlled for export under export control regulations
  • As a condition of employment, the successful candidate will be required to provide either proof of their country of citizenship or proof of their US. residency or other protected status
  • To meet this legal requirement, and as a condition of employment, the successful candidate’s citizenship will be verified with a valid passport
Job Responsibility
Job Responsibility
  • Lead the PnR convergence recipe development for designs at blocks/subsystem and subchip level
  • Develop and implement methodologies and strategies to improve physical design efficiency and performance
  • Develop and implement methodologies and strategies to sign off blocks, subsystem/Subchip in the areas of static timing, physical verification, functional logics equivalence, low power verification and electromigration and IR drop
  • Implementation of functional ECO with least physical design impact
  • Design and implement the global clocking scheme at SOC and sub chip levels
  • Stay current with industry trends and emerging technologies to continuously improve physical design processes and methodologies
  • Installation and quality check of internal and external IP collaterals for use by Physical Design execution team
  • Conduct physical design reviews, identify and resolve design issues, and provide guidance to junior engineers
  • Fulltime
Read More
Arrow Right

Principal Engineer, Systems Design Engineering

Sandisk understands how people and businesses consume data and we relentlessly i...
Location
Location
India , Bangalore
Salary
Salary:
Not provided
sandisk.com Logo
Sandisk
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Own system‑level PCIe Gen5/Gen6 architecture from an NVMe SSD endpoint perspective
  • Define and review PCIe + NVMe integration across SSD products
  • PHY + MAC IP review, integration requirements and constraints
  • SoC/ASIC integration: clocks, resets, power domains, straps, lane mapping, sidebands
  • PCIe SFR + FW guidelines: flow control, LTSSM observability, power states, error handling
  • Link & low power transitions: DLRM, L1, L1SS, L0p, ASPM, clock-down, APST Coordination
  • Bring-up + debug: enumeration, speed negotiation, width detection, stability, AER/error recovery
  • Customer requirement tuning: latency/power, performance, reliability and consistency
  • Provide deep expertise in PCIe configuration and extended capability registers, including: Link, power management, MSI/MSI‑X, AER, BARs, L1SS
  • Lead platform bring‑up and debug: Enumeration, link training, speed negotiation, power states, error handling
Job Responsibility
Job Responsibility
  • Own the end-to-end PCIe system design for an NVMe SSD product line across client laptops and enterprise servers, from PHY/MAC review through ASIC/SoC integration, PCIe SFR/register analysis, and firmware design guidelines for robust link training, link transitions, low-power behavior. This role sits at the intersection of PCIe spec compliance, NVMe behavior, FW architecture, platform interoperability, and power/performance tuning.
  • Fulltime
Read More
Arrow Right

Principal Physical Design Engineer

Microsoft Silicon, Cloud Hardware, and Infrastructure Engineering (SCHIE) is the...
Location
Location
India , Bangalore
Salary
Salary:
Not provided
https://www.microsoft.com/ Logo
Microsoft Corporation
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelor's or master’s in electrical or computer engineering or related field with 12+ years of experience
  • Experience in physical design implementation, signoff at block / sub system / sub-chip / SoC level
  • Experience in tapeouts of complex ASICs in leading edge technology
  • Experience in leading team to deliver planned PD goals
  • Ability to meet Microsoft, customer and/or government security screening requirements are required for this role
  • These requirements include but are not limited to the following specialized security screenings: Microsoft Cloud Background Check: This position will be required to pass the Microsoft Cloud Background Check upon hire/transfer and every two years thereafter
Job Responsibility
Job Responsibility
  • Physical Design tasks at block, subsystem, sub-chip, and/or full-chip level
  • Floorplanning, Synthesis, Placement, CTS and custom clocking, Routing, Static Timing, Physical Verification, Formal Equivalency, Power Efficiency, IR-Drop, and EM
  • Physical Design flow development/automation and evaluation of and recommendations for technology, IP, and vendor selection
  • Drive PD team at block/Sub System / Sub Chip / SOC level to set and deliver quality results as per planned milestone goals
  • Work with limited direction, have keen attention to detail, and be able to provide crisp status of progress, issues, and risks on the program to the management team
  • Fulltime
Read More
Arrow Right

Principal Physical Design Engineer

Microsoft Silicon, Cloud Hardware, and Infrastructure Engineering (SCHIE) is the...
Location
Location
United States , Mountain View
Salary
Salary:
139900.00 - 274800.00 USD / Year
https://www.microsoft.com/ Logo
Microsoft Corporation
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Doctorate in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 3+ years technical engineering experience
  • Master's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 6+ years technical engineering experience
  • Bachelor's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 8+ years technical engineering experience
  • equivalent experience
  • Ability to meet Microsoft, customer and/or government security screening requirements
  • Experience in physical design implementation, signoff at block / sub system / sub-chip / SoC level
  • Experience in tapeouts of complex ASICs in leading edge technology
  • Experience in leading team to deliver planned PD goals
Job Responsibility
Job Responsibility
  • Lead and execute Physical Design activities at block, sub-chip, and full-chip levels
  • Contribute to Physical Design flow development, automation, and methodology improvements
  • Evaluate and recommend technology nodes, IP selection, EDA tools, and vendor solutions
  • Provide clear and concise status updates on progress, risks, and mitigation plans to management
  • Operate independently with minimal supervision while maintaining strong attention to detail
  • Support program needs, including occasional travel as required
  • Drive all phases of implementation including: Floorplanning
  • Synthesis
  • Placement and optimization
  • Clock Tree Synthesis (CTS) and custom clocking
  • Fulltime
Read More
Arrow Right