CrawlJobs Logo

Principal IP Design Engineer

https://www.microsoft.com/ Logo

Microsoft Corporation

Location Icon

Location:
United States , Mountain View

Category Icon

Job Type Icon

Contract Type:
Not provided

Salary Icon

Salary:

139900.00 - 274800.00 USD / Year

Job Description:

Microsoft Silicon, Cloud Hardware, and Infrastructure Engineering (SCHIE) is the team behind Microsoft’s expanding Cloud Infrastructure and responsible for powering Microsoft’s “Intelligent Cloud” mission. SCHIE delivers the core infrastructure and foundational technologies for Microsoft's over 200 online businesses including Bing, MSN, Office 365, Xbox Live, Teams, OneDrive, and the Microsoft Azure platform globally with our server and data center infrastructure, security and compliance, operations, globalization, and manageability solutions. Our focus is on smart growth, high efficiency, and delivering a trusted experience to customers and partners worldwide and we are looking for a Principal IP Design Engineer to help achieve that mission. The Compute Silicon & Manufacturing Engineering (CSME) organization within SCHIE is responsible for design, development, manufacturing and packaging of Microsoft's state-of-the-art computer chips, notably the Azure Cobalt. Our solutions provide sustainable strategic advantage to Microsoft and enable our customers to achieve more. Security is a fundamental pilar of Microsoft’s promise to customers enabling trust in our products. To achieve this goal, the Security IP Solutions (SIS) team in Shared and Customized IP & Silicon (SCIPS) organization owns custom silicon security for Microsoft. The team develops custom cryptographic accelerators and bespoke security subsystems. We are looking for a Principal IP Design Engineer to join the Security IP Solutions team.

Job Responsibility:

  • Contribute to Security IP Roadmap Design: translate system/security architecture goals into project plans, milestones, and deliverables across multiple IP blocks/subsystems.
  • Hands-on Design Lead: Design leads for large subsystems or complex IP cores.
  • Drive end-to-end delivery of Security IP RTL and integration: oversee micro-architecture → RTL implementation → FE customer integration program needs (schedule + quality)
  • Enforce design quality and signoff rigor: define/optimize processes, best practices, and quality checks (e.g., lint/CDC/RDC-style hygiene, release criteria) to achieve “first-time-right” outcomes.
  • Embed “security as a product feature” into engineering execution: drive threat-informed design decisions, security posture accountability, and crisp communication of risks/priorities to stakeholders and leadership.
  • Predictable Execution: Track execution using ADO Tasks and ensure we are on track vs the plan.
  • Customer Obsessed: Partner with customers to ensure clean collaboration and feedback informing design execution, ensuring highest possible customer satisfaction.

Requirements:

  • Doctorate in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 3+ years technical engineering experience OR Master's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 6+ years technical engineering experience OR Bachelor's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 8+ years technical engineering experience OR equivalent experience
  • Ability to meet Microsoft, customer and/or government security screening requirements are required for this role. These requirements include but are not limited to the following specialized security screenings: Microsoft Cloud Background Check: This position will be required to pass the Microsoft Cloud Background Check upon hire/transfer and every two years thereafter.
  • This role will require access to information that is controlled for export under export control regulations, potentially under the U.S. International Traffic in Arms Regulations or Export Administration Regulations, the EU Dual Use Regulation, and/or other export control regulations.  As a condition of employment, the successful candidate will be required to provide either proof of their country of citizenship or proof of their US. residency or other protected status (e.g., under 8 U.S.C. 1324b(a)(3)) for assessment of eligibility to access the export-controlled information. To meet this legal requirement, and as a condition of employment, the successful candidate’s citizenship will be verified with a valid passport. Lawful permanent residents, refugees, and asylees may verify status using other documents, where applicable.

Nice to have:

  • Bachelor of Science in Electrical or Computer Engineering
  • 15+ years of experience in hardware design.
  • 10+ years of experience in Synthesis, Timing constraints, Power Performance Area (PPA) trade-offs.
  • 10+ years expertise in Digital Design including microarchitecture specification development, RTL coding in System Verilog and Clock Domain Crossing (CDC)/ Reset Domain Crossing (RDC) and LINT closure.
  • Worked with leading-edge technologies 5 nm and newer.
  • Experience as author of a UPF for low power design.
  • Experience in developing high-speed designs.
  • Ability to understand scripting tools and implement scripts in Python using AI assistance.
  • Knowledge of cryptography algorithms like AES, SHA, ECC, RSA.
  • Experience with industry standard certification like NIST.
  • Experience with chip design quality through checklist reviews.
  • Self-motivated with effective communication and influencing skills.
  • VS Code and use of AI LLMs.

Additional Information:

Job Posted:
February 21, 2026

Employment Type:
Fulltime
Work Type:
Hybrid work
Job Link Share:

Looking for more opportunities? Search for other job offers that match your skills and interests.

Briefcase Icon

Similar Jobs for Principal IP Design Engineer

Principal Engineer, ASIC Development Engineering (RTL Design)

We are seeking a highly skilled and experienced Principal Engineer to join our A...
Location
Location
India , Bengaluru
Salary
Salary:
Not provided
sandisk.com Logo
Sandisk
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • BE or Master's in Electronics or Electrical Engineering, Computer Engineering, or a related field
  • 8+ years of experience in ASIC development, with a proven track record of leading complex project
  • Hands on in IP / blocks / subsystem complex design in verilog / sysverilog
  • Strong digital design development and execution skills , solving bugs
  • Experience in grooming team of 1-4 engineers, interacting with many team
  • Deep expirience in debug , solving problem, see the architecture view, proposing solutions.
  • Hands-on experience with industry-standard EDA tools and design flows
  • Deep knowledge on PCIe, axi , DMA, AHB interfaces
  • Expertise in high-performance and low-power design techniques
  • Excellent communication skills, both verbal and written, with the ability to articulate complex technical concepts clearly
Job Responsibility
Job Responsibility
  • Design and implements IPs and subsystems
  • Dealing the best of class IPs for all SanDisk products
  • Fulltime
Read More
Arrow Right

Principal Technical Marketing Engineer

As a Principal Technical Marketing Engineer at Hewlett Packard Enterprise, you w...
Location
Location
United States , Roseville
Salary
Salary:
148000.00 - 340500.00 USD / Year
https://www.hpe.com/ Logo
Hewlett Packard Enterprise
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Min. 15+ years of networking, security, telemetry, and automation experience
  • Min. 5+ years of TME experience
  • Security certification will be plus
  • Data Center certification will be plus
  • Excellent knowledge of Data Center Networking designs, architectures
  • Excellent knowledge of data center networking security, telemetry, and automation
  • Data Center deployment experience such as HPE or Dell EMC hyper converged solution, HPE Storage and Compute
  • Advanced networking knowledge such as BGP Based EVPN, EVPN-VXLAN
  • Advanced security knowledge such as IPsec, NAT, IDS, IPS, DDoS and NG-Firewall
  • Advanced telemetry knowledge such as IPFIX, gNMI, gRPC, Automation
Job Responsibility
Job Responsibility
  • Develop compelling demonstrations that best showcase HPE Aruba Networking industry-leading solutions for Security-first AI Powered Networking
  • Serve as the Aruba Switching authority and key technical advisor/guide for Aruba Enterprise Switching Products and Solutions
  • Create technical Enterprise Switching Architectures, Webinars, Videos, Documents/Collaterals, Podcasts, Blogs, Social media posts, Presentations, Resource Guides / Playbooks, Newsletters & email blast content, Webpages, and demonstrations for Aruba Switching platforms and solutions
  • Track and identify product solution gaps, competitive differentiation, and link outputs to marketing collateral and engineering developments
  • Learn and engage with SE/CSE/Customers, enhance knowledge and building subject-matter expertise (SME)
  • Create examples of use cases and network deployments, highlighting Aruba Switching’s unique value proposition
  • Develop 'deep-dive' technical presentations used by Aruba’s Pre-Sales Engineering team, Channel and Service Provider partners
  • Reinforce Core Product Managers in prioritizing Customer NFRs and writing PRDs
  • Assist System Engineers, Marketing, Sales teams with deep-dive technical presentations, roadmap updates and product demonstrations in selective engagements and for very large Opportunity engagements
What we offer
What we offer
  • Extensive benefits
  • Competitive salary
  • Flexible work-life balance
  • Career growth programs
  • Diversity, inclusion, and belonging initiatives
  • Health and wellbeing support
  • Fulltime
Read More
Arrow Right

Principal Competitive Technical Marketing Engineer

The Competitive Technical Marketing Engineer (TME) position plays a vital role w...
Location
Location
United States , Roseville
Salary
Salary:
115500.00 - 266000.00 USD / Year
https://www.hpe.com/ Logo
Hewlett Packard Enterprise
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • BS or MS in Computer Science, Information Systems, or related field. Hands-on experience building customer networks with a non-technical degree can substitute
  • 10+ years of experience
  • In-depth understanding of protocols such as MP-BGP, BGP, IS-IS, EVPN, VxLAN, OSPF, Multicast, MPLS, STP, VLANs, IPv4, IPv6, etc.
  • Strong understanding of Data Center technologies such as Data Center Fabric/Spine architecture, EVPN-VXLAN Fabric, Data Center Interconnect (DCI) Border, Secure DCI, Multi-tier network design, IP Fabric, IPv6, storage networking
  • Excellent communication skills and comfort with public speaking
  • Ability to translate complex technical concepts to understandable language to match the level of the audience
Job Responsibility
Job Responsibility
  • Collaborate with technical experts across a range of HPE Aruba Networking products and functional areas, including but not limited to data center and L2/L3 switching protocols (STP, QoS, BGP, OSPF, TCP/IP, IPv4, IPv6, etc.) and other networking services relevant to data center networking solutions and deployments
  • Bring up network topologies and solutions of varying complexities and compare other vendors solutions to HPE Aruba Networking in a lab environment
  • Present competitive sessions at HPE Aruba Networking events and webinars for field, partner, and R&D engineers
  • Generate technical collateral which includes testing and comparing HPE Aruba Networking with industry vendor solutions, creating competitive analysis reports, third-party testing, sales collateral and assist in development and delivery of competitive updates when required
  • Help manage and maintain lab equipment and inventory
What we offer
What we offer
  • Health & Wellbeing
  • Personal & Professional Development
  • Unconditional Inclusion
  • Fulltime
Read More
Arrow Right
New

Principal Engineer, VLSI Design Engineering

Sandisk understands how people and businesses consume data and we relentlessly i...
Location
Location
India , Bengaluru
Salary
Salary:
Not provided
sandisk.com Logo
Sandisk
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelors/ Masters degree in Electrical/ Electronics Engineering with 8+ years of experience in Analog Circuit Design across different technologies
  • Experience in developing analog IPs like Switch capacitor circuits, LDO, DC-DC convertor, oscillator, ADCs
  • Experience in integrating Analog IPs in a complex system
  • Knowledge of PCB and system design will be preferred
  • Experience in silicon characterization and probing
  • Experience in a multi-site environment, interacting with teams in other sites
  • Possess good mentorship skills
  • Ability to coordinate priorities and initiatives
Job Responsibility
Job Responsibility
  • Work in collaboration with global design teams across sites
  • Drive innovation in Analog IP designs
  • Design of IPs like Switched capacitor circuits, Voltage regulators, LDO, Current and Voltage reference, High Voltage charge pumps, temperature sensors, oscillators etc using industry standard EDA tools
  • Provide technical leadership and mentor junior engineers
  • Develop processes and robust design methodology
  • Help build overall competency in Analog domain
  • Fulltime
Read More
Arrow Right

Principal Engineer, VLSI Design Engineering

Sandisk understands how people and businesses consume data and we relentlessly i...
Location
Location
India , Bengaluru
Salary
Salary:
Not provided
sandisk.com Logo
Sandisk
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelors/ Masters degree in Electrical/ Electronics Engineering with 8+ years of experience in Analog Circuit Design across different technologies
  • Should have experience in developing analog IPs like Switch capacitor circuits, LDO, DC-DC convertor, oscillator, ADCs
  • Should have experience in integrating Analog IPs in a complex system
  • Knowledge of PCB and system design will be preferred
  • Should experience in silicon characterization and probing
  • Should have experience in a multi-site environment, interacting with teams in other sites
  • Should possess good mentorship skills
  • Ability to coordinate priorities and initiatives
Job Responsibility
Job Responsibility
  • Need to work in collaboration with global design teams across sites
  • Will be responsible for driving innovation in Analog IP designs
  • Responsible for design of IPs like Switched capacitor circuits, Voltage regulators, LDO, Current and Voltage reference, High Voltage charge pumps, temperature sensors, oscillators etc using industry standard EDA tools
  • Should provide technical leadership and mentor junior engineers
  • Responsible for developing processes and robust design methodology
  • Help build overall competency in Analog domain
  • Fulltime
Read More
Arrow Right

Principal Design Engineer

Microsoft Silicon, Cloud Hardware, and Infrastructure Engineering (SCHIE) is the...
Location
Location
United States , Mountain View
Salary
Salary:
139900.00 - 274800.00 USD / Year
https://www.microsoft.com/ Logo
Microsoft Corporation
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Doctorate in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 3+ years technical engineering experience
  • Master's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 6+ years technical engineering experience
  • Bachelor's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 8+ years technical engineering experience
  • equivalent experience
  • Ability to meet Microsoft, customer and/or government security screening requirements
  • This role will require access to information that is controlled for export under export control regulations
  • 10+ years expertise in Digital Design including microarchitecture specification development, RTL coding in Verilog/System Verilog and Clock Domain Crossing (CDC)/Lint closure
  • 8+ years of experience delivering successful IP or Application Specific Integrated Circuits (ASIC)/SOC designs
  • 5+ years of experience in Synthesis, Timing constraints, Power, Performance, Area (PPA) trade-offs and Post-Silicon Debug
  • 5+ experience in Designing Fabric/Network On Chip or Networking ASICs or Complex Control Logic
Job Responsibility
Job Responsibility
  • Part of the design team driving many facets of high performance, high bandwidth designs
  • Working on Intellectual Property (IP) microarchitecture specification, Register Transfer Level (RTL) design, synthesis, and System on Chip (SOC) integration on different subsystems
  • Interacting with various teams, including architecture, verification, and physical design, ensuring that the design is implemented and verified to the spec
  • Fulltime
Read More
Arrow Right

Principal Engineer, ASIC Development Engineering (RTL Design)

We are seeking a highly experienced and motivated Principal Engineer specialisin...
Location
Location
India , Bengaluru
Salary
Salary:
Not provided
sandisk.com Logo
Sandisk
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelor’s or Master’s degree in Electrical/Electronic Engineering or related field
  • 9+ years of experience in digital design, with a focus on RTL design for complex SoCs
  • Deep expertise in Verilog/SystemVerilog
  • Strong understanding of SoC architecture, AMBA protocols (AXI/AHB/APB), interconnects and peripherals for debug
  • Experience with synthesis, static timing analysis, and DFT concepts
  • Hands-on with EDA tools (simulation, lint, CDC, synthesis, formal verification)
  • Proven track record of leading technical teams and delivering successful silicon
  • Excellent analytical, problem-solving, and communication skills
  • Passion for innovation and delivering high-quality, scalable solutions
Job Responsibility
Job Responsibility
  • Define and review SoC architecture and design specifications
  • Develop high-quality RTL which is synthesizable using Verilog/SystemVerilog
  • Ensure robust design methodologies, including lint, CDC, RDC and FC-Elab
  • Drive Cross-Functional Collaboration: Partner with SoC Design, Verification, Validation, DFT, Physical Design, Mixed-Signal IP, Foundry, Hardware, Firmware, and Test Engineering
  • Mentor and Inspire: Provide technical leadership and mentorship to engineering teams, fostering a culture of innovation, accountability, and continuous improvement
  • Technical Excellence: Drive integration and debug efforts for subsystem and full-chip level. Analyse design trade-offs and guide design optimisations for area, performance, and power
  • Contribute to IP selection, evaluation, and integration in SoC designs
  • Communicate with Impact: Deliver clear, concise, and transparent project updates to stakeholders, ensuring alignment across all levels
  • Fulltime
Read More
Arrow Right

Principal Engineer, ASIC Development Engineering (RTL Design)

We are seeking a highly experienced and motivated Principal Engineer specialisin...
Location
Location
India , Bengaluru
Salary
Salary:
Not provided
sandisk.com Logo
Sandisk
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelor’s or Master’s degree in Electrical/Electronic Engineering or related field
  • 9+ years of experience in digital design, with a focus on RTL design for complex SoCs
  • Deep expertise in Verilog/SystemVerilog
  • Strong understanding of SoC architecture, AMBA protocols (AXI/AHB/APB), interconnects and peripherals for debug
  • Experience with synthesis, static timing analysis, and DFT concepts
  • Hands-on with EDA tools (simulation, lint, CDC, synthesis, formal verification)
  • Proven track record of leading technical teams and delivering successful silicon
  • Excellent analytical, problem-solving, and communication skills
  • Passion for innovation and delivering high-quality, scalable solutions
Job Responsibility
Job Responsibility
  • Define and review SoC architecture and design specifications
  • Develop high-quality RTL which is synthesizable using Verilog/SystemVerilog
  • Ensure robust design methodologies, including lint, CDC, RDC and FC-Elab
  • Drive Cross-Functional Collaboration: Partner with SoC Design, Verification, Validation, DFT, Physical Design, Mixed-Signal IP, Foundry, Hardware, Firmware, and Test Engineering
  • Mentor and Inspire: Provide technical leadership and mentorship to engineering teams, fostering a culture of innovation, accountability, and continuous improvement
  • Technical Excellence: Drive integration and debug efforts for subsystem and full-chip level. Analyse design trade-offs and guide design optimisations for area, performance, and power
  • Contribute to IP selection, evaluation, and integration in SoC designs
  • Communicate with Impact: Deliver clear, concise, and transparent project updates to stakeholders, ensuring alignment across all levels
  • Fulltime
Read More
Arrow Right