CrawlJobs Logo

Principal FPGA / RTL Design Engineer

silvustechnologies.com Logo

Silvus Technologies (International)

Location Icon

Location:
United States , Irvine

Category Icon
Category:
IT - Software Development

Job Type Icon

Contract Type:
Not provided

Salary Icon

Salary:

165000.00 - 250000.00 USD / Year
Save Job
Save Icon
Apply Position

Job Description:

The successful individual in this role will participate in all aspects of the research and development process from concept to field deployment. FPGA Design Engineers are responsible for the efficient implementation of novel signal processing algorithms for Silvus' MIMO wireless networking products. In addition, they participate in the support and development of FPGA-based designs for our advanced wireless systems R&D. These are exciting projects aimed at addressing challenging real-world communication needs.

Job Responsibility:

  • Working with system engineers and digital design architecting for wireless communication projects, including fixed point design of signal processing blocks
  • RTL coding, simulation, and test bench development
  • FPGA synthesis and timing closure
  • Hardware verification and troubleshooting
  • familiarity with logic analyzers
  • Provide support to the RF and Software Engineering Teams

Requirements:

  • Bachelor of Science degree in Electrical Engineering, Computer Science, or relevant fields
  • Minimum 10 years of demonstrated experience in RTL design and FPGA implementation
  • 8 years of experience in RTL design and FPGA implementation with an advanced degree (MS or PhD) in Electrical Engineering, Computer Science, or relevant fields
  • Demonstrated experience with fixed point binary arithmetic and digital signal processing designs
  • Deep knowledge of RTL design fundamentals using Verilog and System-Verilog
  • Proven expertise working with front-end RTL design tools, FPGA synthesis, timing closure, multiple clock-domain and/or high-utilization FPGA designs
  • Experience with Xilinx FPGAs, SoCs, and the Vivado IDE
  • Must be a U.S. Citizen due to clients under U.S. government contracts

Nice to have:

  • M.S. or Ph.D. degree in Electrical Engineering, Computer Science, or relevant fields
  • Basic MATLAB skills
  • Solid knowledge and understanding of scripting languages such as Perl and Python
  • Strong communication and presentation skills
  • Experience with wireless communication systems on FPGA or ASIC designs

Additional Information:

Job Posted:
December 12, 2025

Employment Type:
Fulltime
Work Type:
Hybrid work
Icon
Silvus Technologies (International) - All Job Offers
Job Link Share:
Copy Link Icon
Facebook Icon Twitter Icon LinkedIn Icon

Looking for more opportunities? Search for other job offers that match your skills and interests.

Briefcase Icon

Similar Jobs for Principal FPGA / RTL Design Engineer

Principal FPGA / RTL Design Engineer - Signal Processing

Participate in all aspects of the research and development process from concept ...
Location
Location
United States , Los Angeles
Salary
Salary:
165000.00 - 250000.00 USD / Year
silvustechnologies.com Logo
Silvus Technologies (International)
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelor of Science degree in Electrical Engineering, Computer Science, or related fields
  • Minimum 10 years of demonstrated experience in RTL design and FPGA implementation
  • 8 years of experience in RTL design and FPGA implementation with an advanced degree (MS or PhD) in Electrical Engineering, Computer Science, or related fields
  • Demonstrated experience with fixed point binary arithmetic and digital signal processing (DSP) designs
  • Deep knowledge of RTL design fundamentals using Verilog and System-Verilog
  • Proven expertise working with front-end RTL design tools, FPGA synthesis, timing closure, multiple clock-domain and/or high-utilization FPGA designs
  • Experience with Xilinx FPGAs, SoCs, and the Vivado IDE
  • Must be U.S. Person (U.S. Citizen, or Permanent Resident) due to clients under U.S. federal contracts
  • All employment is contingent upon the successful clearance of a background check
Job Responsibility
Job Responsibility
  • Working with system engineers and digital design architecting for wireless communication projects, including fixed point design of signal processing blocks
  • RTL coding, simulation, and test bench development
  • FPGA synthesis and timing closure
  • Hardware verification and troubleshooting
  • familiarity with logic analyzers
  • Provide support to the RF and Software Engineering Teams
  • Fulltime
Read More
Arrow Right

Principal FPGA / RTL Design Engineer - Signal Processing

Silvus is seeking a Principal FPGA / RTL Design Engineer- Signal Processing who ...
Location
Location
United States , Irvine
Salary
Salary:
165000.00 - 250000.00 USD / Year
silvustechnologies.com Logo
Silvus Technologies (International)
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelor of Science degree in Electrical Engineering, Computer Science, or related fields
  • Minimum 10 years of demonstrated experience in RTL design and FPGA implementation
  • 8 years of experience in RTL design and FPGA implementation with an advanced degree (MS or PhD) in Electrical Engineering, Computer Science, or related fields
  • Demonstrated experience with fixed point binary arithmetic and digital signal processing (DSP) designs
  • Deep knowledge of RTL design fundamentals using Verilog and System-Verilog
  • Proven expertise working with front-end RTL design tools, FPGA synthesis, timing closure, multiple clock-domain and/or high-utilization FPGA designs
  • Experience with Xilinx FPGAs, SoCs, and the Vivado IDE
  • Must be a U.S. Citizen due to clients under U.S. government contracts
  • All employment is contingent upon the successful clearance of a background check
Job Responsibility
Job Responsibility
  • Working with system engineers and digital design architecting for wireless communication projects, including fixed point design of signal processing blocks
  • RTL coding, simulation, and test bench development
  • FPGA synthesis and timing closure
  • Hardware verification and troubleshooting
  • familiarity with logic analyzers
  • Provide support to the RF and Software Engineering teams
  • Fulltime
Read More
Arrow Right

Senior FPGA Architect / Principal FPGA Engineer

Senior FPGA Architect / Principal FPGA Engineer – Real-Time Processing Systems
Location
Location
Canada , Ottawa
Salary
Salary:
Not provided
myticas.com Logo
Myticas Consulting
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Architect-level FPGA expertise designing high-performance real-time processing systems and complex programmable logic architectures
  • Advanced RTL development using Verilog / SystemVerilog for high-throughput pipelines, accelerators, and timing-sensitive hardware logic
  • Experience building FPGA-based SoC architectures including AXI/Avalon fabrics, DMA engines, memory controllers, and multi-clock domain designs
  • Strong background in high-bandwidth data-path design, resource utilization optimization, timing feasibility, and device architecture trade-offs
  • Hands-on expertise with Xilinx UltraScale+/MPSoC and/or Intel FPGA families (Arria, Stratix, Agilex) and associated development toolchains
  • Deep experience integrating high-speed interfaces such as PCIe, Ethernet, and high-speed serial transceivers (SERDES)
  • Familiarity with video/media transport or other latency-sensitive real-time processing environments involving high data throughput
  • Proven ability to drive timing closure, synthesis, floorplanning, constraint management, and place-and-route optimization
  • Strong verification leadership including simulation-driven validation, UVM environments, constrained-random testing, and coverage-driven methodologies
  • Practical lab experience performing FPGA bring-up, system integration, and hardware debug using scopes, logic analyzers, and embedded debug tools
  • Fulltime
Read More
Arrow Right
New

Principal FPGA Design Engineer - 4G/5G Radio Systems

Are you a FPGA Design Engineer looking for a new opportunity? Are you looking fo...
Location
Location
Canada , Kanata
Salary
Salary:
62.19 - 72.43 USD / Hour
https://www.randstad.com Logo
Randstad
Expiration Date
June 29, 2026
Flip Icon
Requirements
Requirements
  • 7+ Years of RTL Expertise: Proven track record in high-complexity FPGA design, specifically using SystemVerilog or Verilog. (Note: Candidate must be willing to work exclusively in a non-VHDL environment).
  • Altera/Intel Toolchain: Mastery of Quartus Prime for synthesis, place-and-route, and timing closure on high-density FPGAs.
  • DSP Modeling: Proficiency in MATLAB and Simulink for algorithmic modeling and fixed-point simulation prior to RTL implementation.
  • Protocol Mastery: Deep expertise in AXI (AXI4-Stream, AXI4-Lite) and Ethernet (10G/25G/100G) protocol implementation.
  • High Speed Interfaces: Practical experience with JESD204B/C, PCIe, and multi-gigabit SERDES transceivers.
  • Synchronization: Understanding of timing and synchronization protocols, such as PTP (IEEE 1588) and SyncE.
  • Wireless Infrastructure: Direct experience developing Radio Units (RU) or Massive MIMO systems.
  • Industry Standards: Functional knowledge of 3GPP physical layer specifications and O-RAN (Open RAN) Fronthaul interfaces (eCPRI/CPRI).
  • Signal Processing: Experience implementing Digital Up/Down Conversion (DUC/DDC), Crest Factor Reduction (CFR), or Digital Pre-Distortion (DPD) in hardware.
  • Advanced Verification: Experience with UVM (Universal Verification Methodology) and constrained-random testing to ensure 'first-time-right' silicon/FPGA bitstreams.
Job Responsibility
Job Responsibility
  • Define System Requirements: Translate high-level customer needs and 3GPP/O-RAN standards into detailed functional specifications for the entire FPGA ecosystem.
  • Drive 5G Roadmap: Architect FPGA IP specifically for 4G/5G Radio Units, ensuring designs align with industry trends and long-term organizational strategy.
  • Strategic Design Choices: Set the standard for product excellence by selecting optimal components and design methodologies to meet aggressive cost and performance targets.
  • High-Complexity RTL Development: Lead the implementation of complex logic blocks using SystemVerilog, focusing on high-speed Ethernet and AXI protocol integration.
  • Model-Based Design: Utilize MATLAB and Simulink to model signal processing algorithms before translating them into hardware-efficient RTL.
  • Ensure Design Integrity: Oversee the full validation lifecycle, from UVM-based simulation to hands-on system-level testing and timing closure using Altera Quartus.
  • Hardware-Software Synergy: Partner closely with software and RF teams to ensure seamless interoperability between hardware logic and low-level software drivers.
  • Technical Authority: Act as the primary consultant on critical, high-impact projects, providing 'whiteboard-level' solutions to unusually complex engineering hurdles.
  • Team Mentorship: Provide technical guidance to junior engineers, fostering a culture of best practices in RTL coding and version control (Git).
  • Executive Communication: Bridge the gap between engineering and management by communicating project progress, risks, and technical visions to senior leadership.
  • Fulltime
Read More
Arrow Right

Principal Quantum Systems Digital Design Engineer

Microsoft is the world’s center of expertise on topological quantum computing. W...
Location
Location
United States , Redmond
Salary
Salary:
139900.00 - 274800.00 USD / Year
https://www.microsoft.com/ Logo
Microsoft Corporation
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Doctorate in Physics, Electrical/Computer Engineering, or related field AND 3+ years experience in industry or in a research and development environment
  • OR Master's Degree in Physics, Electrical/Computer Engineering, or related field AND 4+ years experience in industry or in a research and development environment
  • OR Bachelor's Degree in Physics, Electrical/Computer Engineering, or related field AND 6+ years experience in industry or in a research and development environment
  • OR equivalent experience
  • 6+ years programming experience in related programming languages
  • 6+ years experience in a collaborative environment
  • Ability to meet Microsoft, customer and/or government security screening requirements are required for this role
  • Ability to work in an "AI first" environment using modern AI tools to accelerate discovery through hardware development
  • Familiarity with designing and building AI agents/copilots that assist with experiment setup, log triage, measurement report generation, protocol templating, and knowledge retrieval
Job Responsibility
Job Responsibility
  • Design & implement RTL for streaming, low‑latency pipelines (e.g., readout classifiers, syndrome aggregation, and QEC decoder kernels) in Verilog/SystemVerilog, including resource/performance trade‑offs and power/thermal considerations
  • Design and implement high‑speed interconnects between subsystems (AXI4/AXI‑Stream, JESD204(B/C), Aurora, Ethernet/UDP, PCIe), including SERDES configuration, link bring‑up, and throughput/latency tuning
  • Design robust clocking & CDC strategies (MMCM/PLL trees, jitter budgets, multi‑domain timing closure, async FIFOs, metastability analysis) for deterministic performance
  • Co‑design hardware/firmware/software boundaries (register maps, DMA, interrupt models, driver interfaces) with control/readout software and instrument teams
  • contribute to system‑level design reviews
  • Verification and validation: develop simulation and constrained‑random tests (SV/UVM or equivalent), build on‑board diagnostics (ILA/ChipScope), and execute lab bring‑up with scopes, VNAs, LA/SC, and RF instruments
  • Tool flow & CI: own synthesis/implementation (Vivado/Vitis or Quartus/Prime), timing sign‑off, and reproducible, scripted builds (Tcl/Python) integrated with Git/Azure DevOps CI/CD
  • Quality & documentation: produce clear design docs, interface specs, and bring‑up guides
  • participate in rigorous code/design reviews and post‑silicon/post‑fabrication retros
  • Fulltime
Read More
Arrow Right
New

Payroll Specialist

A growing company in Oceanside is seeking a Payroll Specialist to manage payroll...
Location
Location
United States , Oceanside
Salary
Salary:
Not provided
https://www.roberthalf.com Logo
Robert Half
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • 3+ years of payroll processing experience required
  • Multi-state payroll experience preferred
  • Experience processing payroll in high-volume environments preferred
  • Experience with ADP Workforce Now, UKG, Paycom, or similar payroll systems preferred
  • Microsoft Excel proficiency required
  • CPP certification preferred but not required
Job Responsibility
Job Responsibility
  • Process biweekly and semi-monthly payroll for multi-department employee groups
  • Review and audit payroll data including timekeeping, overtime, and payroll adjustments
  • Maintain payroll records, employee changes, and payroll documentation
  • Process garnishments, deductions, bonuses, and tax updates accurately
  • Support payroll reconciliations and reporting processes
  • Respond to employee payroll questions and resolve discrepancies in a timely manner
  • Assist with year-end payroll activities including W-2 preparation support
  • Ensure compliance with payroll regulations, wage and hour laws, and company policies
  • Maintain confidentiality of employee payroll information
  • Assist with payroll audits and reporting requests
What we offer
What we offer
  • Medical
  • vision
  • dental
  • life and disability insurance
  • 401(k) plan
  • Fulltime
Read More
Arrow Right
New

Target Digital Network Analyst Senior Level

ITC is a Woman Owned Small Business delivering exceptional consultation to the U...
Location
Location
United States , Annapolis Junction
Salary
Salary:
150000.00 - 190000.00 USD / Year
seekintegrity.com Logo
Integrity Technology Consultants
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • TS/SCI with CI or FS polygraph
  • With a GED/HS Diploma, at least 12 years demonstrated experience related to job description
  • With an Associate's Degree, at least 10 years demonstrated experience related to job description
  • With a Bachelor's Degree, at least 8 years demonstrated experience related to job description
  • With a Master's Degree, at least 6 years demonstrated experience related to job description
  • With a Doctorate Degree, at least 4 years demonstrated experience related to job description
  • Relevant experience requires aspects of Intelligence Analysis (e.g. target development, social network analysis, and metadata analysis).
Job Responsibility
Job Responsibility
  • The Target Digital Network Analyst conducts advanced analysis of collection and open-source data to ensure target continuity, to profile targets and their activities, and develop techniques to gain more target information
  • The Target Digital Network Analyst has an understanding the principles and methods of exploiting foreign communications and communication systems to identify, collect, analyze process and disseminate information in accordance with established requirements and priorities
  • analyzes DNI data for reportable intelligence information and building target profiles
  • maintains appropriate databases for targeting, tasking, and analysis
  • performs sustained target analysis and enhancement through the use of DNI and DNR analytic techniques
  • analyzes DNI data to identify new access development opportunities for follow-on collection requirements
  • performs research using open source and classified sources to develop comprehensive baseline profiles of designated target sets
  • identifies intelligence gaps and evaluating the intelligence gathered in order to either tailor current collection or enable new collection to close the gaps.
What we offer
What we offer
  • 401K plan with company contributions (safe harbor and profit sharing)
  • 11 Federal holidays, 21 Days PTO
  • Medical, Dental, & Vision with substantial company contributions
  • Company provided Life, LTD and STD Insurance
  • Health Savings Accounts/ Flexible Spending Accounts
  • Referral Bonuses
  • Performance Bonuses
  • Tuition Assistance for Education, Training, and Professional certifications
  • Career Development
  • Fulltime
Read More
Arrow Right
New

Target Digital Network Analyst Expert Level

ITC is a Woman Owned Small Business delivering exceptional consultation to the U...
Location
Location
United States , Annapolis Junction
Salary
Salary:
100000.00 - 210000.00 USD / Year
seekintegrity.com Logo
Integrity Technology Consultants
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • TS/SCI with CI or FS Poly Required
  • With a GED/HS Diploma, at least 15 years demonstrated experience related to job description
  • With an Associate's Degree, at least 13 years demonstrated experience related to job description
  • With a Bachelor's Degree, at least 11 years demonstrated experience related to job description
  • With a Master's Degree, at least 9 years demonstrated experience related to job description
  • With a Doctorate Degree, at least 7 years demonstrated experience related to job description
  • Relevant experience requires aspects of Intelligence Analysis (e.g. target development, social network analysis, and metadata analysis)
Job Responsibility
Job Responsibility
  • Conducts advanced analysis of collection and open-source data to ensure target continuity, to profile targets and their activities, and develop techniques to gain more target information
  • Understands the principles and methods of exploiting foreign communications and communication systems to identify, collect, analyze process and disseminate information in accordance with established requirements and priorities
  • Analyzes data for reportable intelligence information and building target profiles
  • Maintains appropriate databases for targeting, tasking, and analysis
  • Performs sustained target analysis and enhancement through the use of analytic techniques
  • Analyzes data to identify new access development opportunities for follow-on collection requirements
  • Performs research using open source and classified sources to develop comprehensive baseline profiles of designated target sets
  • Identifies intelligence gaps and evaluating the intelligence gathered in order to either tailor current collection or enable new collection to close the gaps
What we offer
What we offer
  • 401K plan with company contributions (safe harbor and profit sharing)
  • 11 Federal holidays, 21 Days PTO
  • Medical, Dental, & Vision with substantial company contributions
  • Company provided Life, LTD and STD Insurance
  • Health Savings Accounts/ Flexible Spending Accounts
  • Referral Bonuses
  • Performance Bonuses
  • Tuition Assistance for Education, Training, and Professional certifications
  • Career Development
  • Fulltime
Read More
Arrow Right