CrawlJobs Logo
Microsoft Corporation Logo Microsoft Corporation · IT - Software Development

Principal Firmware Validation Manager

India, Bangalore · Job Posted February 18, 2026
Apply Position
Job Link Share

Job Description

Microsoft Silicon and Cloud Hardware Infrastructure Engineering (SCHIE) is the team behind Microsoft’s expanding Cloud Infrastructure and responsible for powering Microsoft’s “Intelligent Cloud” mission. SCHIE delivers the core infrastructure and foundational technologies for Microsoft's over 200 online businesses including Bing, MSN, Office 365, Xbox Live, Skype, OneDrive and the Microsoft Azure platform globally with our server and data center infrastructure, security and compliance, operations, globalization, and manageability solutions. Our focus is on smart growth, high efficiency, and delivering a trusted experience to customers and partners worldwide and we are looking for passionate, high energy engineers to help achieve that mission. As Microsoft's cloud business continues to grow the ability to deploy new offerings and HW infrastructure on time, in high volume with high quality and lowest cost is of paramount importance. The FW/SW CoE is responsible for HW/FW for Azure Infrastructure. We are working on the next generation HW/FW for server, silicon and rack infrastructure with a focus on innovation in firmware technology to secure Azure infrastructure for Microsoft and their customers. We are looking for a highly motivated FW Validation Manager with a background in system validation and debug to work on lighting up these various technologies as each team produces their part. You must have experience with SoC Architecture and Design, bring up of SoC, root causing issues at the intersection of multiple subsystems across firmware and hardware.

Job Responsibility

  • Lead a team of engineers working to validate and deliver various FW/SW products and flows
  • Continuously integrate FW/SW into Platforms and Systems to be deployed into Azure Infrastructure
  • Work to integrate AI agents and solutions to scale the team, increase its bandwidth, and enhance its efficiency
  • Work in a cross-geo cross-functional environment and team
  • Mentor, guide, and care for your team members
  • Partner with peers across different teams and geos and contribute to the success of the greater organization
  • Be involved with all phases of product development, from architectural design through firmware & software architecture and development
  • Working with stakeholders and partners, enhance and fine tune future HW/FW/SW product solutions and co-architect new ones
  • Oversee firmware level debug as part of end-to-end firmware development and debug
  • Source, debug, and resolve HW, FW & SW bugs
  • Set expectations, negotiate timelines, and manage handshakes, dependencies, and deliverables

Requirements

  • 15+ years of professional experience leading engineering teams to design, develop, and test firmware, software and hardware
  • Experience with working from early concept of SoC/Platform Architecture and design to shipping final product
  • Experience with Platform Initialization, Manageability, Security, Motherboard, Drivers, UEFI, BMC, OS, Virtualization, Memory Management, RAS, and similar areas
  • Experience in leading teams, assessing coverage, debugging HW/FW/SW issues, and writing scripts (Python or similar)

Nice to have

  • Management experience in managing cross-functional teams with competing priorities and projects
  • BS in Computer Science/Engineering or equivalent industry experience
  • Experience working on multiple products supporting customer issues with strong troubleshooting and debugging skills
  • Experience with Architecting, Designing, and delivering on new Data Center class technologies across the entire platform
  • Debug experience resulting into solving complex HW/FW/SW interface issues
  • Experience with Implementation of Hardware/Firmware Security primitives
  • Experience developing SW/HW coverage, stimulus, and test content
  • Experience with FW development life cycle with emphasis on FW validation and integration
  • Proficient in C++ or equivalent
Microsoft Corporation - All Job Offers

Looking for more opportunities?

Search for other job offers that match your skills and interests.

Suggested Tags: Frontend Developer Secretary Talent Manager Salesforce Administrator Data Analyst
Similar Jobs for

Principal Firmware Validation Manager

8 matching positions

Principal Firmware Eng Manager

Microsoft Silicon and Cloud Hardware Infrastructure Engineering (SCHIE) is the t...
Location
Location
Taiwan , Taipei
Salary
Salary:
Not provided
https://www.microsoft.com/ Logo
Microsoft Corporation
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • 15+ years of professional experience leading engineering teams to design, develop, and test, firmware, software and hardware
  • Experience with working from early concept of SoC/Platform Architecture and design to shipping final product
  • Experience with Platform Initialization, Manageability, Security, Motherboard, Drivers, UEFI, BMC, OS, Virtualization, Memory Management, RAS, and similar areas
  • Experience in leading teams, assessing coverage, debugging HW/FW/SW issues, and writing scripts (Python or similar)
Job Responsibility
Job Responsibility
  • You will lead a team of engineers working to validate and deliver various FW/SW products and flows
  • Your team must continuously integrate FW/SW into Platforms and Systems to be deployed into Azure Infrastructure
  • You will work to integrate AI agents and solutions to scale the team, increase its bandwidth, and enhance its efficiency
  • You will work in a cross-geo cross-functional environment and team
  • You will mentor, guide, and care for your team members
  • You will (as an individual and a team) partner with your peers across different teams and geos and contribute to the success of the greater organization
  • You will be involved with all phases of product development, from architectural design through firmware & software architecture and development
  • Working with stakeholders and partners, you will enhance and fine tune future HW/FW/SW product solutions and co-architect new ones
  • You will oversee firmware level debug as part of end-to-end firmware development and debug
  • Your team is expected to source, debug, and resolve HW, FW & SW bugs
  • Fulltime
Read More
Arrow Right

Principal Technical Program Manager (Quantum Hardware and Firmware Systems)

Microsoft Quantum team is dedicated to developing the first scalable, fault-tole...
Location
Location
United States , Redmond
Salary
Salary:
139900.00 - 274800.00 USD / Year
https://www.microsoft.com/ Logo
Microsoft Corporation
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelor's Degree AND 6+ years experience in quantum information, physics, materials science, electrical engineering, hardware systems, engineering, or related technical fields OR equivalent experience
  • 3+ years of experience managing cross-functional and/or cross-team projects.
  • Ability to meet Microsoft, customer and/or government security screening requirements are required for this role. These requirements include, but are not limited to the following specialized security screenings:Microsoft Cloud Background Check: This position will be required to pass the Microsoft Cloud Background Check upon hire/transfer and every two years thereafter.
  • Citizenship & Citizenship Verification: This role will require access to information that is controlled for export under export control regulations, potentially under the U.S. International Traffic in Arms Regulations or Export Administration Regulations, the EU Dual Use Regulation, and/or other export control regulations. As a condition of employment, the successful candidate will be required to provide proof of citizenship, U.S. permanent residency, or other protected status (e.g., under 8 U.S.C. § 1324b(a)(3)) for assessment of eligibility to access the export-controlled information. To meet this legal requirement, and as a condition of employment, the successful candidate's citizenship will be verified with a valid passport. Lawful permanent residents, refugees, and asylees may verify status using other documents, where applicable.
  • Ability to leverage AI tools to drive innovation and efficiency (e.g., performance modeling and analysis, research gathering, day to day task automation).
  • Apply AI to accelerate engineering and lab workflows. Design and build AI agents/copilots that assist with experiment setup, log triage, measurement report generation, protocol templating, and knowledge retrieval (e.g., instrument manuals, design docs).
  • Evaluate agentic solutions with measurable metrics and humanintheloop safeguards following Microsoft Responsible AI requirements for generative AI.
  • 10+ years of experience owning and managing multi-year, highly complex hardware and firmware product portfolios involving deep-tech or first-of-a-kind technologies, including board bring-up, System-on-Chip (SoC) bring-up, BIOS and driver development, Application Specific Integrated Circuits (ASICs), Field Programmable Gate Arrays (FPGAs), quantum systems, advanced chip packaging, cryoelectronics, or other high-reliability hardware.
  • Experience managing firmware and hardware product development across the full lifecycle, including R&D, system integration, hardware-software integration, new-technology introduction, and technology transfer from R&D into scaled engineering and manufacturing, including hardware quality systems and development or auditing of test and validation protocols.
  • Experience with hands-on firmware, low-level systems, or advanced hardware R&D, including BIOS, drivers, embedded systems, quantum device development, quantum error correction, measurement/control systems, or similar advanced hardware domains.
Job Responsibility
Job Responsibility
  • Drive Program Execution: Lead comprehensive program management for pivotal quantum hardware initiatives. Oversee all phases, including concept development, engineering design, prototyping, validation, operational scaling, and ongoing delivery. Collaborate closely with system architects, research scientists, and hardware engineers to ensure successful outcomes for each project
  • Strategic Planning & Roadmapping: Work with program management leadership, engineering teams, and executive stakeholders to develop and maintain a clear roadmap for hardware platform advancement. Align technical milestones, allocate resources, manage schedules, and address risks to support Microsoft Quantum’s overarching long-term goals
  • Cross-Disciplinary Coordination: Facilitate collaboration and alignment among teams specializing in quantum device physics, cryoelectronics, materials science, hardware control, manufacturing, supply chain, integration, and cloud hardware operations. Ensure that integrated efforts result in reliable and scalable hardware solutions
  • Supplier & Partner Engagement: Manage relationships with external foundries, research laboratories, equipment vendors, and strategic partners. Foster cross-company collaboration, establish clear requirements, and ensure compliance with Microsoft’s standards for quality, safety, and data security
  • Risk Management: Identify, monitor, and mitigate technical, scheduling, and operational risks throughout program execution. Apply continuous improvement strategies and adjust programs in response to lessons learned and evolving technology trends
  • Agile Delivery: Oversee Agile program processes and ceremonies, promote transparency by conducting regular reviews and updates, and proactively remove obstacles to ensure timely achievement of critical deliverables
  • Customer Focus: Incorporate feedback from internal and pilot customers—including researchers, manufacturing partners, and Azure Quantum platform teams—to guide improvements in hardware and processes
  • Executive Communication: Develop concise, data-driven reports and executive updates that communicate program status, milestones, risks, dependencies, and impact, upholding Microsoft’s high standards for stakeholder engagement and reporting
  • Embody our culture and values
  • Fulltime
Read More
Arrow Right

Principal Firmware Engineer

The Microsoft Silicon Engineering Solutions and Cloud Hardware Infrastructure En...
Location
Location
India , Bangalore
Salary
Salary:
Not provided
https://www.microsoft.com/ Logo
Microsoft Corporation
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelor's Degree in Computer Science, or related technical discipline AND 15+ years technical engineering experience with coding in languages including, but not limited to, C, C++, C#, Java, JavaScript, or Python OR equivalent experience
  • Experience with Platform initialization firmware, board support package integration, low level drivers for peripherals using one or more of the following: PCIe, I2C, eMMC, SPI, USB, UARTs as well as Memory Management, Scheduling, Interrupts and multi-threading
  • Experience working from early concept of Architecture, designing, and delivering on new technologies across the entire platform
  • Ability to meet Microsoft, customer and/or government security screening requirements are required for this role
  • These requirements include, but are not limited to, the following specialized security screenings: Microsoft Cloud Background Check: This position will be required to pass the Microsoft Cloud background check upon hire/transfer and every two years thereafter
Job Responsibility
Job Responsibility
  • As a Principal level engineer you would be working with product architects, firmware teams, product managers to provide critical guidance, system-level debugging and troubleshooting to various teams on Cloud HW systems, focusing on new technologies like GPU and AI accelerators
  • Collaborate with cross-functional teams including Architects, hardware engineers, software developers, validation & integration and product managers and ensure that firmware requirements and specifications are clearly defined and highlight any gaps required for a product
  • Collaborate with hardware engineers to ensure proper integration and communication between hardware and firmware components
  • Design and implement firmware modules to support various hardware interfaces, including USB vNIC, SPI, I2C, PCIe, and other related protocols
  • Perform system-level debugging and troubleshooting to identify and resolve hardware/firmware-related issues
  • Embody our culture and values
  • Fulltime
Read More
Arrow Right

Principal Silicon IP Program Manager

Microsoft Silicon, Cloud Hardware, and Infrastructure Engineering (SCHIE) is the...
Location
Location
United States , Hillsboro
Salary
Salary:
139900.00 - 274800.00 USD / Year
https://www.microsoft.com/ Logo
Microsoft Corporation
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Doctorate in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 3+ years technical engineering experience OR Master's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 6+ years technical engineering experience OR Bachelor's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 8+ years technical engineering experience OR equivalent experience
  • Ability to meet Microsoft, customer and/or government security screening requirements are required for this role
  • This role will require access to information that is controlled for export under export control regulations
  • BS/MS degree in Electrical, Computer Engineering, Computer Science, or related field, OR equivalent work experience
  • 8+ years of experience (12+ in lieu of degree) in CPU and SOC design, including technical leadership roles, delivering successful products from conception to functional silicon for revenue
  • Demonstrated history of strong stakeholder management
  • Outstanding interpersonal skills and the ability to motivate, inspire, and lead cross-functional teams
  • Technical background in either IP or SOC design
  • 12+ years of technical engineering experience
  • Experience negotiating and working with industry Silicon IP vendors through the entire lifecycle from definition to post-silicon
Job Responsibility
Job Responsibility
  • Strategic IP Roadmap & Portfolio Management: Drive IP roadmap planning across multiple IP tracks. Ensure cataloging and validation of legacy IPs for reuse and traceability. Drive end-to-end process consistency across IP blocks for customer engagement, IP release management, IP milestones, and IP support & maintenance
  • Executive Communication & Status Reporting: Lead regular meetings with technical leads to compile high-level status updates. Prepare and present executive summaries articulating risks, milestones, and dependencies. Translate technical progress into business-relevant insights for leadership
  • Data Analysis & Insight Generation: Interpret dashboard metrics and trend data to identify risks and opportunities. Summarize complex technical data into actionable insights for decision-making. Monitor milestone health using tools like DV regression dashboards and synthesis timing reports
  • Deliverables & Partnership Agreements: Track deliverables and timelines defined during the Partnership Agreement phase. Ensure alignment across cross-functional teams on customer requirements and delivery goals
  • Risk Mitigation & Milestone Management: Identify schedule buffers and proactively manage risks to milestone delivery, adjusting tracking cadence as needed. Coordinate across design, DV, firmware, and platform teams to resolve blockers. Escalate issues and initiate parallel paths when needed
  • Financial Oversight & Vendor Coordination: Track IP license needs, vendor dependencies, and lab resources. Manage budget alignment and vendor SOWs, ensuring timely closure and compliance
  • Fulltime
Read More
Arrow Right

Principal Technical Program Management- AI Accelerator Software Planning

Microsoft is developing advanced AI infrastructure platforms that require deep i...
Location
Location
United States , Mountain View
Salary
Salary:
Not provided
https://www.microsoft.com/ Logo
Microsoft Corporation
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelor's Degree AND 6+ years experience in engineering, product/technical program management, data analysis, or product development OR equivalent experience
  • 3+ years of experience managing cross-functional and/or cross-team projects
  • Ability to meet Microsoft, customer and/or government security screening requirements
  • Microsoft Cloud Background Check: This position will be required to pass the Microsoft Cloud Background Check upon hire/transfer and every two years thereafter
Job Responsibility
Job Responsibility
  • Own and drive end-to-end software program execution for an accelerator platform, from early development through bring-up, validation, release, and production readiness
  • Lead cross-functional planning across the full software stack, including firmware, drivers, kernel interfaces, compilers, runtime systems, distributed infrastructure, SDKs, and tools
  • Build and maintain integrated program plans, including schedules, dependency maps, and readiness criteria across multiple engineering teams
  • Partner with hardware, firmware, and software teams to align on requirements, milestones, and critical path dependencies
  • Drive new platform bring-up readiness, including sequencing of software deliverables aligned with hardware milestones and validation gates
  • Establish and run execution rhythms, including program reviews, readiness checkpoints, status reporting, and issue escalation
  • Identify risks early and lead mitigation strategies to ensure delivery against timelines and quality targets
  • Fulltime
Read More
Arrow Right

Principal Hardware Engineer

We are the global test and automation specialists, powering next-generation tech...
Location
Location
United States , Tualatin
Salary
Salary:
175300.00 - 280600.00 USD / Year
teradyne.com Logo
Teradyne
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • 12+ years of experience in power electronics, high‑current power delivery, or instrumentation hardware design
  • Strong expertise in switching power supplies, multiphase regulators, linear regulators, and power‑stage design
  • Experience with power integrity, transient analysis, and compensation/stability design
  • Proficiency with SPICE simulation, PDN modeling tools, and PCB design tools
  • Hands‑on experience with power measurement equipment and high‑current test setups
  • Strong analytical and debugging skills
  • Experience designing power‑delivery modules for ATE instrumentation
  • Knowledge of dynamic voltage scaling, digital power control, and telemetry systems
  • Familiarity with high‑current connectors, cabling, and low‑impedance mechanical design
  • Understanding of thermal modeling, heatsink design, and system‑level thermal constraints
Job Responsibility
Job Responsibility
  • Designing, developing, and validating high‑current, high‑power sourcing and switching hardware used in semiconductor automated test equipment
  • Architecting and designing high‑current power delivery modules (from mA to 100+ A) for ATE systems
  • Developing fast‑response voltage/current sourcing circuits optimized for dynamic load conditions, droop control, and transient performance
  • Implementing advanced power‑stage topologies (buck, multiphase, linear, hybrid) tailored for semiconductor test environments
  • Designing for wide operating ranges, including high‑voltage rails, low‑voltage/high‑current rails, and dynamic voltage scaling
  • Optimizing power integrity across the full PDN (instrumentation → cabling → loadboard → DUT)
  • Modeling and mitigating droop, overshoot, ringing, and ground bounce under fast load steps
  • Performing simulation and analysis of loop stability, compensation networks, and transient response
  • Ensuring compliance with DUT power‑up sequencing, ramp rates, and timing constraints
  • Designing robust protection systems including OCP, OVP, OTP, short‑circuit protection, and fault‑isolation mechanisms
What we offer
What we offer
  • medical
  • dental
  • vision
  • Flexible Spending Accounts
  • retirement savings plans
  • life and disability insurance
  • paid vacation & holidays
  • tuition assistance programs
  • Fulltime
Read More
Arrow Right

Principal Embedded Software Engineer

We are looking for a Principal Embedded Software Engineer to work for our mariti...
Location
Location
United Kingdom , Winfrith Newburgh
Salary
Salary:
Not provided
morson.com Logo
Morson Talent
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Strong embedded C/C++ development skills
  • Skilled at defining engineering processes and guiding teams in their application
  • Ability to generate clear specifications, architectures, verification plans and test procedures
  • Proven ability with current microcontrollers and SoC technologies and trends
  • Strong documentation and technical communication skills tailored to internal and external audiences
  • Ability to select the most appropriate technology based on requirements, risk, cost and time
  • Background delivering to safety-related standards (e.g., SIL, ASIL)
  • HNC/HND or degree in Electrical/Electronic Engineering or equivalent
  • Strong sense of ownership and accountability for engineering outcomes
  • Professional and confident communicator with suppliers, customers and internal stakeholders
Job Responsibility
Job Responsibility
  • Establish, grow and lead an embedded software engineering capability covering microcontrollers and SoC systems
  • Provide technical authority, governance and oversight across all embedded development activities
  • Define, develop and maintain robust engineering processes, workflows and best-practice guidelines
  • Build shared, reusable modules and libraries to enable quicker, lower-risk delivery on future projects
  • Grow the team’s design and verification toolsets in line with business strategy
  • Lead the planning, delivery, monitoring and reporting of embedded software work packages
  • Scope, estimate and review engineering effort to support bids, proposals, and change requests
  • Translate customer and system requirements into clear, maintainable software specifications
  • Develop preliminary architecture concepts and oversee the creation of detailed designs
  • Define verification strategies, validation plans, and test cases, ensuring traceability to requirements
  • Fulltime
Read More
Arrow Right

Principal Engineer, Systems Design Engineering

Sandisk understands how people and businesses consume data and we relentlessly i...
Location
Location
India , Bangalore
Salary
Salary:
Not provided
sandisk.com Logo
Sandisk
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Own system‑level PCIe Gen5/Gen6 architecture from an NVMe SSD endpoint perspective
  • Define and review PCIe + NVMe integration across SSD products
  • PHY + MAC IP review, integration requirements and constraints
  • SoC/ASIC integration: clocks, resets, power domains, straps, lane mapping, sidebands
  • PCIe SFR + FW guidelines: flow control, LTSSM observability, power states, error handling
  • Link & low power transitions: DLRM, L1, L1SS, L0p, ASPM, clock-down, APST Coordination
  • Bring-up + debug: enumeration, speed negotiation, width detection, stability, AER/error recovery
  • Customer requirement tuning: latency/power, performance, reliability and consistency
  • Provide deep expertise in PCIe configuration and extended capability registers, including: Link, power management, MSI/MSI‑X, AER, BARs, L1SS
  • Lead platform bring‑up and debug: Enumeration, link training, speed negotiation, power states, error handling
Job Responsibility
Job Responsibility
  • Own the end-to-end PCIe system design for an NVMe SSD product line across client laptops and enterprise servers, from PHY/MAC review through ASIC/SoC integration, PCIe SFR/register analysis, and firmware design guidelines for robust link training, link transitions, low-power behavior. This role sits at the intersection of PCIe spec compliance, NVMe behavior, FW architecture, platform interoperability, and power/performance tuning.
  • Fulltime
Read More
Arrow Right